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Abstract
Hydrogenated amorphous Silicon (a-Si:H) Thin Film Transistor (TFT) has many advan-
tages and is one of the suitable choices to implement Active Matrix Organic Light-Emitting
Diode (AMOLED) displays. However, the aging of a-Si:H TFT caused by electrical stress
affects the stability of pixel performance. To solve this problem, following aspects are
important: (1) compact device models and parameter extraction methods for TFT char-
acterization and circuit simulation; (2) a method to simulate TFT aging by using circuit
simulator so that its impact on circuit performance can be investigated by using circuit
simulation; and (3) novel pixel circuits to compensate the impact of TFT aging on circuit
performance. These challenges are addressed in this thesis.
A compact device model to describe the static and dynamic behaviors of a-Si:H TFT
is presented. Several improvements were made for better accuracy, scalability, and con-
vergence of TFT model. New parameter extraction methods with improved accuracy and
consistency were also developed. The improved compact TFT model and new parameter
extraction methods are verified by measurement results.
Threshold voltage shift (∆VT ) over stress time is the primary aging behavior of a-Si:H
TFT under voltage stress. Circuit-level aging simulation is very useful in investigating
and optimizing circuit stability. Therefore, a simulation method was developed for circuit-
level ∆VT simulation. Besides, a ∆VT model which is compatible to circuit simulator was
developed. The proposed method and model are verified by measurement results.
A novel pixel circuit using a-Si:H TFTs was developed to improve the stability of
OLED drive current over stress time. The ∆VT of drive TFT caused by voltage stress is
compensated by an incremental gate voltage generated by utilizing a ∆VT -dependent charge
transfer from drive TFT to a TFT-based Metal-Insulator-Semiconductor (MIS) capacitor.
A second MIS capacitor is used to inject positive charge to the gate of drive TFT to
improve OLED drive current. The effectiveness of the proposed pixel circuit is verified
by simulation and measurement results. The proposed pixel circuit is also compared to
several conventional pixel circuits.
iii
Acknowledgements
I greatly appreciate Professor Manoj Sachdev and Professor William Wong for their
invaluable guidance, sincere encouragements, and generous supports to my research. Be-
sides, I would like to thank Professor Mohab Anis for his guidance and supports during the
early stage of my research. I also would like to thank Ph.D. committee members: Professor
Karim Karim, Professor Yuning Li, Professor David Nairn, and Professor Peyman Servati
for reviewing my thesis and providing insightful suggestions.
I am grateful to many other people who helped me during my research. In particular,
I would like to thank Dr. Czang-Ho Lee for fabricating device and circuit samples, and
Dr. Nikolas P. Papadopoulos for insightful discussions and great helps. Many thanks also
go to my colleagues and friends: Melissa Jane Chow, Pierce I-Jen Chuang, Bright Chijioke
Iheanacho, Dr. Tasreen Karim, Dr. Maryam Moradi, Adam Neale, Minoli Pathirane,
Dr. David J. Rennie, and Dr. Jaspal Singh Shah for their great supports, and Ahmed
Abdellatif, Adam Bray, Dr. Mehrdad Fahimnia, Xin Fu, Dr. Noman Hai, Lilei Hu, Yushi
Hu, Dr. Javid Jaffari, Dr. Akhilesh Kumar Dr. David Li, Joyce Li, Qing Li, Zhao Li,
Alireza Tari, Lina Voloshin, and Jingjing Xia for their kind helps.
I would like to acknowledge Dr. Reza Chaji in IGNIS Innovation Inc. for an a-Si:H
TFT model file and discussions, and Richard Barber, Robert Mullins, and Phil Regier in
the Department of Electrical and Computer Engineering, University of Waterloo for their
technical supports. I also would like to acknowledge Ontario Centers of Excellence (OCE)
Project for financial supports, and Canada Micro System (CMC) for equipment supports.
I particular appreciate my wife, Dan Wang, who sacrificed a lot in her career to ac-
company me. I could not achieve so much without her love, support, patience, tolerance,
encouragement, and trust. Besides, I am also deeply grateful to my parents, Mingyi Yang
and Yanjun Li, for their endless love, support, and encouragement. I am also thankful to
my parents-in-law, Zhaoqi Wang and Yaxian Zhao, for their encouragement and trust.
iv
Dedication
To my lovely wife and kind parents.
v
Table of Contents
List of Tables xi
List of Figures xii
1 Introduction 1
1.1 OLED for Flat-Panel Displays . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 OLED Display Architectures . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.3 TFT for AMOLED Displays . . . . . . . . . . . . . . . . . . . . . . . . . . 4
1.4 Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2 Compact Device Modeling of a-Si:H TFT 6
2.1 Background . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.1.1 Device Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.1.2 Device Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.2 Review of Static Models . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.2.1 Linear Region . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.2.2 Saturation Region . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.2.3 Subthreshold Region . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.2.4 Leakage Region . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.2.5 Model Unification . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.3 Improved Static Model and Parameter Extraction Methods . . . . . . . . . 17
vi
2.3.1 Motivations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.3.2 TFT Samples and Measurement Setup . . . . . . . . . . . . . . . . 17
2.3.3 Contact Resistance and Channel Length Extension . . . . . . . . . 18
2.3.4 γ, VT , and VAA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
2.3.5 λ and msat . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
2.3.6 αsat . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
2.3.7 VGSL, VDSL, I
u
0L, and σ
u
0 . . . . . . . . . . . . . . . . . . . . . . . . 30
2.3.8 Parameter Optimization and Model Verification . . . . . . . . . . . 33
2.4 Review of Dynamic Models . . . . . . . . . . . . . . . . . . . . . . . . . . 38
2.4.1 Charge-Based Dynamic Models . . . . . . . . . . . . . . . . . . . . 38
2.4.2 Capacitance-Based Dynamic Models . . . . . . . . . . . . . . . . . 39
2.4.3 Frequency Dispersion Effect . . . . . . . . . . . . . . . . . . . . . . 41
2.5 Improved Charge-Based Dynamic Model . . . . . . . . . . . . . . . . . . . 42
2.5.1 Motivations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
2.5.2 Channel Length Extension . . . . . . . . . . . . . . . . . . . . . . . 42
2.5.3 Channel Charge Components . . . . . . . . . . . . . . . . . . . . . 43
2.5.4 Overlap Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . 45
2.5.5 Access Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
2.6 Parameter Extraction for Dynamic Model . . . . . . . . . . . . . . . . . . 46
2.6.1 TFT Samples and Measurement Setup . . . . . . . . . . . . . . . . 46
2.6.2 CovGS, CGSch , and Rx,S . . . . . . . . . . . . . . . . . . . . . . . . . . 46
2.6.3 FSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
2.6.4 Ci, η0, VT , and Ratio
∆L
CV/IV . . . . . . . . . . . . . . . . . . . . . . . 49
2.6.5 Empirical Model of V CVT . . . . . . . . . . . . . . . . . . . . . . . . 49
2.6.6 Parameter Optimization and Model Verification . . . . . . . . . . . 51
2.7 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
vii
3 Circuit-Level Aging Simulation of a-Si:H TFT 57
3.1 Review of ∆VT Models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
3.1.1 Constant Voltage Stress . . . . . . . . . . . . . . . . . . . . . . . . 57
3.1.2 Step-Increasing Voltage Stress . . . . . . . . . . . . . . . . . . . . . 61
3.1.3 Regular Pulse Voltage Stress . . . . . . . . . . . . . . . . . . . . . . 62
3.1.4 Variable Voltage Stress . . . . . . . . . . . . . . . . . . . . . . . . . 65
3.1.5 Summary of Conventional ∆VT Models . . . . . . . . . . . . . . . . 66
3.2 Circuit-Level ∆VT Simulation . . . . . . . . . . . . . . . . . . . . . . . . . 67
3.2.1 Channel RC-Delay Effect . . . . . . . . . . . . . . . . . . . . . . . 67
3.2.2 Definitions of Stress Voltage . . . . . . . . . . . . . . . . . . . . . . 70
3.2.3 Above-Threshold Gate Voltage Stress . . . . . . . . . . . . . . . . . 70
3.2.4 Negative Gate Voltage Stress . . . . . . . . . . . . . . . . . . . . . 73
3.2.5 Zero Gate Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
3.2.6 Subthreshold Gate Voltage Stress . . . . . . . . . . . . . . . . . . . 76
3.3 Implementation of ∆VT Model and Simulation . . . . . . . . . . . . . . . . 76
3.3.1 Above-Threshold Constant Gate Voltage Stress . . . . . . . . . . . 76
3.3.2 Negative Constant Gate Voltage Stress . . . . . . . . . . . . . . . . 78
3.3.3 Zero Gate Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
3.3.4 Step-Increasing Gate Voltage Stress . . . . . . . . . . . . . . . . . . 81
3.3.5 Regular Pulse Gate Voltage Stress . . . . . . . . . . . . . . . . . . . 81
3.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
4 Pixel Circuits to Improve Performance Stability of AMOLED Displays 88
4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
4.2 Pixel Circuit Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
4.3 Pixel Circuit Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
4.3.1 Programming Phase . . . . . . . . . . . . . . . . . . . . . . . . . . 92
4.3.2 Driving Phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
viii
4.4 Pixel Circuit Analysis, Design, and Simulation . . . . . . . . . . . . . . . . 93
4.4.1 ∆VT and Charge Analysis . . . . . . . . . . . . . . . . . . . . . . . 93
4.4.2 ∆VT,0-Compensation Mechanism . . . . . . . . . . . . . . . . . . . 94
4.4.3 ∆VT,0-Compensation Effectiveness . . . . . . . . . . . . . . . . . . . 95
4.4.4 ∆VT,0-Compensation Non-ideality . . . . . . . . . . . . . . . . . . . 99
4.4.5 Use T3 to Improve OLED Drive Current . . . . . . . . . . . . . . . 101
4.4.6 Overlap Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . 102
4.4.7 Programming Speed . . . . . . . . . . . . . . . . . . . . . . . . . . 103
4.4.8 OLED Aging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
4.5 Justify Approximations and Assumptions . . . . . . . . . . . . . . . . . . . 110
4.5.1 OLED Aging and Voltage Shift . . . . . . . . . . . . . . . . . . . . 110
4.5.2 ∆VT,1 and ∆VT,3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
4.5.3 V drivGS,0 and V
driv
GS,2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
4.5.4 ∆VT,0 and ∆VT,2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
4.5.5 Estimating ∆V TolT,0 for a Given I
driv,Tol
OLED . . . . . . . . . . . . . . . . 114
4.6 Measurement Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
4.6.1 Circuit Samples and Measurement Setup . . . . . . . . . . . . . . . 114
4.6.2 ∆VT,0-Compensation . . . . . . . . . . . . . . . . . . . . . . . . . . 115
4.6.3 TFT VT -Shifts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
4.6.4 Settling-Down Time in Programming Phase . . . . . . . . . . . . . 119
4.7 Comparison to Conventional Pixel Circuits . . . . . . . . . . . . . . . . . . 124
4.7.1 ∆VT -Compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
4.7.2 Programming Speed . . . . . . . . . . . . . . . . . . . . . . . . . . 125
4.7.3 Simplicity and Power Consumption . . . . . . . . . . . . . . . . . . 125
4.8 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
5 Conclusions and Future Work 128
5.1 Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128
5.2 Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
ix
APPENDICES 130
A Layouts of Proposed Pixel Circuit 131
References 133
x
List of Tables
4.1 Design Variables of Proposed Pixel Circuit used in Circuit Simulation [66] 96
4.2 Design Variables of Proposed Pixel Circuit used in Tape-Out . . . . . . . . 115
4.3 Comparison of Proposed Pixel Circuit (“Ckt 0”) to Conventional Voltage-
Programmed Pixel Circuits (“Ckt 1” [76], “Ckt 2” [77], “Ckt 3” [78], and
“Ckt 4” [79]) and Current-Programmed Pixel Circuits (“Ckt 5” [80] and
“Ckt 6” [81]). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
xi
List of Figures
1.1 Passive matrix OLED display architecture. . . . . . . . . . . . . . . . . . . 3
1.2 Active matrix OLED display architecture. . . . . . . . . . . . . . . . . . . 3
2.1 Inverted staggered BCE a-Si:H TFT: (a) layout; (b) cross-section. . . . . . 7
2.2 Density of states in a-Si:H material. EC and EV are the edges of conduction
band and valence band, respectively. . . . . . . . . . . . . . . . . . . . . . 8
2.3 Measurement data (symbols) and simulation results (curves) of typical I-
V characteristics of n-channel a-Si:H TFT. W/L = 500 µm / 50 µm. (a)
Transfer characteristics. (b) Output characteristics. . . . . . . . . . . . . . 9
2.4 Compact device model of a-Si:H TFT. A and B can be either source (S) or
drain (D), respectively, depending on specific bias condition. . . . . . . . 16
2.5 Measurement results (symbols) and fitted model (lines) of (a) RDS vs. Lmask
(bottom to top: VGS = 20, 19, ..., 5 V) and (b) the zoom-in plot of (a). . . 19
2.6 Extracted values of RintcptDS vs. rch. Data points (left to right) are corre-
sponding to VGS = 20, 19, ..., 5 V. . . . . . . . . . . . . . . . . . . . . . . . 20
2.7 Measurement results (symbols) and fitted models (lines and curves) of (a)
Rucont vs. 1/VGS and (b) ∆L
IV
tot vs. VGS. . . . . . . . . . . . . . . . . . . . . 21
2.8 (a) γUB and γLB vs. Iteration Number (b) Extract γ, VT , and VAA. . . . . 26
2.9 Extracted values of (a) γ vs. Lmask, (b) VT vs. Lmask. . . . . . . . . . . . . 27
2.10 Extracted values of VAA vs. Lmask. . . . . . . . . . . . . . . . . . . . . . . 28
2.11 (a) Extracted values (symbols) and fitted model (line) of λ vs. 1/Lmask for
VGS = 20 V. (b) Extracted values of msat vs. Lmask for different VGS. . . . 29
xii
2.12 (a) Extract asat for VDS = 20 V and Lmask = 50 µm. Data is indicated as
symbols, and fitted model is line. (b) Extracted values of asat vs. Lmask for
VDS = 20 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
2.13 Extract leakage parameters for Lmask = 50 µm. Data is indicated as sym-
bols, and fitted models are lines. (a) Extract VGSL. Bottom to top, mea-
surement data: VDS = 10, 12, ..., 20 V; fitted model: VDS = 16, 18, 20 V.
(b) Extract VDSL. Bottom to top, measurement data: VGS = −10, −12, ...,
−20 V; fitted model: VGS = −16, −18, −20 V. . . . . . . . . . . . . . . . . 32
2.14 Comparison between measurement data (symbols) and simulation results
(curves) of the transfer characteristics: (a) Lmask = 100 µm, and (b) Lmask =
50 µm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
2.15 Comparison between measurement data (symbols) and simulation results
(curves) of the transfer characteristics: (a) Lmask = 20 µm, and (a) Lmask =
10 µm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
2.16 Comparison between measurement data (symbols) and simulation results
(curves) of the output characteristics: (a) Lmask = 100 µm, and (b) Lmask =
50 µm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
2.17 Comparison between measurement data (symbols) and simulation results
(curves) of the output characteristics: (a) Lmask = 20 µm, and (b) Lmask =
10 µm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
2.18 Dynamic models: (a) used in Agilentr 4284 LCR meter (CS-RS mode), and
(b) used in this thesis for parameter extraction. . . . . . . . . . . . . . . . 47
2.19 Extracted data (symbols) and fitted model (curves) of (a) CeqGS vs. Frequen-
cy, top to bottom: VGS = 20, 15, 10, 5, 4, ..., 0 V; (b) C
eq
GS (thin) and
(CGSch + C
ov
GS) (thick) vs. VGS, top to bottom: Frequency = 500, 1 k, 5 k,
..., 1 MHz. Lmask = 50 µm. . . . . . . . . . . . . . . . . . . . . . . . . . . 48
2.20 Extracted data (symbols) and fitted model (curve or line) of (a) FSS vs. VGS
for Lmask = 50 µm, and (b) V
CV
T vs. 1/Lmask. . . . . . . . . . . . . . . . . 50
2.21 Measurement data (symbols) and fitted model (curves) of (a) CeqGS vs. VGS,
top to bottom: Frequency = 500, 1 k, 5 k, ..., 1 MHz; (b) CeqGS vs. Frequency,
top to bottom: VGS = 20, 15, 10, 5, 4, ..., 0 V. Lmask = 100 µm. . . . . . . 52
2.22 Measurement data (symbols) and fitted model (curves) of (a) CeqGS vs. VGS,
top to bottom: Frequency = 500, 1 k, 5 k, ..., 1 MHz; (b) CeqGS vs. Frequency,
top to bottom: VGS = 20, 15, 10, 5, 4, ..., 0 V. Lmask = 50 µm. . . . . . . . 53
xiii
2.23 Measurement data (symbols) and fitted model (curves) of (a) CeqGS vs. VGS,
top to bottom: Frequency = 500, 1 k, 5 k, ..., 1 MHz; (b) CeqGS vs. Frequency,
top to bottom: VGS = 20, 15, 10, 5, 4, ..., 0 V. Lmask = 20 µm. . . . . . . . 54
2.24 Measurement data (symbols) and fitted model (curves) of (a) CeqGS vs. VGS,
top to bottom: Frequency = 500, 1 k, 5 k, ..., 1 MHz; (b) CeqGS vs. Frequency,
top to bottom: VGS = 20, 15, 10, 5, 4, ..., 0 V. Lmask = 10 µm. . . . . . . . 55
3.1 Diagram for a step-increasing gate stress voltage. . . . . . . . . . . . . . . 62
3.2 Model the influence of RC-delay (source side) on ∆VT : (a) equivalent circuit
and (b) simplified circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
3.3 Bipolar pulse VGS(D) (red curve) and V
eff
GS(D) (blue curve). . . . . . . . . . . 69
3.4 At tswitch, Vst switches from (a) subthreshold to above-threshold region; (b)
zero to negative region; (c) subthreshold region to zero; (d) negative region
to zero. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
3.5 Measurement data (symbols) and simulation results (curves) of the ∆VT of
the a-Si:H TFT stressed by above-threshold constant VGS. (a) VDS = 0 V;
and (b) VDS > 0 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
3.6 Measurement data (symbols) and simulation results (curves) of the ∆VT of
the a-Si:H TFT for: (a) above-threshold and negative constant VGS; and (b)
above-threshold constant (left-hand side) and then zero (right-hand side)
VGS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
3.7 Measurement data (symbols) and simulation results (curves) of the ∆VT
of the a-Si:H TFT stressed by above-threshold step-increasing VGS with
VDS = 0 V when the duration of each stress voltage is (a) 1000 s and (b)
2000 s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
3.8 Measurement data (symbols) and simulation results of ∆VT of the a-Si:H
TFT stressed by negative pulse VGS (duty ratio 50%) and constant VGS with
VDS = 0 V. (a) For different effective stress time; (b) when effective stress
time was 2000 s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
3.9 Measurement data (symbols) and models (curves) of (a) the ∆VT of the
a-Si:H TFT stressed by positive pulse gate voltages (VDS = 0 V); (b) ∆V
sat
T
vs. duty ratio (DR). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
xiv
3.10 (a) After total stress time is long enough, the increase of VT in stress phase
(T1) is canceled by the decrease of VT in relaxation phase (T2), so VT sat-
urates at V satT . (b) Measurement data (symbols) and simulation results
(curves) of the ∆VT under positive pulse gate voltage stress with different
duty ratios (DR) (VDS = 0 V). . . . . . . . . . . . . . . . . . . . . . . . . 85
4.1 (a) Schematic and (b) driving scheme of conventional 2-TFT pixel circuit. . 90
4.2 Simulated IdrivOLED vs. Vdata of a conventional 2-TFT pixel circuit [66]. . . . 90
4.3 (a) Schematic and (b) driving scheme of the proposed pixel circuit [66–68]. 91
4.4 Simulation results of (a) V drivGS,0 vs. Vdata and (b) I
driv
OLED vs. Vdata of the
proposed pixel circuit [66–68]. The zoomed-in part is shown in Figure 4.6. 97
4.5 Simulation results of charge components vs. ∆VT,0 of the proposed pixel
circuit for (a) Vdata = 25 V and (b) Vdata = 10 V [66,68]. . . . . . . . . . . 98
4.6 Simulated IdrivOLED vs. Vdata (the zoomed-in part of Figure 4.4(b)) [66]. . . . 100
4.7 VT,2 increases faster than VT,0 and catches up V
driv
GS,2 at V
Tol
T,0 (= V
init
T + ∆V
Tol
T,0 ).100
4.8 Normalized simulation results of IdrivOLED vs. ∆VT,0 for different Fdis at Vdata =
25 V [66]. W2 is designed by using Eq. (4.17) and assuming Fdis = 1. . . . 101
4.9 Simulated IdrivOLED vs. Vdata for different W3 [66]. . . . . . . . . . . . . . . . 102
4.10 Normalized simulation results of IdrivOLED vs. ∆VT,0 for different Lov at Vdata =
25 V in the proposed pixel circuit [66]. . . . . . . . . . . . . . . . . . . . . 103
4.11 (a) Equivalent circuit to analyze the settling-down time of VA in a conven-
tional current-programmed pixel circuit, (b) simplified circuit. . . . . . . . 104
4.12 Equivalent circuit to analyze the settling-down time of VA in a conventional
voltage-programmed pixel circuit (parallel-compensation type) during VT -
generation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
4.13 (a) Equivalent circuit to analyze the settling-down time of VA in the proposed
pixel circuit, (b) simplified circuit. . . . . . . . . . . . . . . . . . . . . . . . 108
4.14 Simulation results of VG,0(t) in the proposed pixel circuit for ∆VT,0 = 0 V
and different initial values of VG,0(t) in programming phase [66]. . . . . . . 109
4.15 Simulated IdrivOLED vs. Vdata assuming ∆VOLED = ∆VT,0/10 [66]. . . . . . . . 110
4.16 A significant ∆VT,0 leads to a small ∆V
prog
OLED due to the steep OLED I-V
characteristic (for V progG,0 = 16.7 V) [66]. . . . . . . . . . . . . . . . . . . . . 111
xv
4.17 Simulation results of (a) V drivG,0 and V
driv
OLED vs. Vdata, (b) (V
driv
GS,2/V
driv
GS,0) vs.
Vdata in the proposed pixel circuit [66]. . . . . . . . . . . . . . . . . . . . . 113
4.18 Sample of the proposed pixel circuit fabricated on glass substrate [68]. . . . 116
4.19 The setup of the aging test of the proposed pixel circuit by using a Cascader
Summitr 12000 probe station: (a) schematic and (b) photograph. . . . . . 117
4.20 Test the samples of the proposed pixel circuit by using (a) probe needles
and (b) a probe card installed on a Cascader Summitr 12000 probe station. 118
4.21 Aging test results. (a) Normalized IdrivDS,0 vs. stress time. Temperature
= 40 ◦C, programming time = 40 µs, IdrivDS,0 (tstress = 0) = 1.05 µA [68].
(b) Normalized IprogDS,0 and I
driv
DS,0 vs. stress time measured from a sample
of the proposed pixel circuit with L2 = 75 µm. Temperature = 23
◦C,
programming time = 800 µs, IdrivDS,0 (tstress = 0) = 0.66 µA. . . . . . . . . . . 120
4.22 Measurement results from a sample of the proposed pixel circuit with L2 =
100 µm [68]. (a) The transfer characteristics of T0 (measurement tempera-
ture = 23 ◦C), (b) IdrivDS,0 vs. Vdata of the proposed pixel circuit (measurement
temperature = 40 ◦C). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
4.23 C-V measurement results of the TFTs in the sample of the proposed pixel
circuit with L2 = 100 µm [68]. Measurement temperature = 23
◦C. . . . . 122
4.24 Measurement results of control signals and IDS,0 vs. time of the proposed
pixel circuit [68]. For IDS,0, dash curves are the data before the 240-hour
aging test, while solid curves are the data after the aging test. Measurement
temperature = 23 ◦C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
A.1 Layouts of the proposed pixel circuit. . . . . . . . . . . . . . . . . . . . . . 132
xvi
Chapter 1
Introduction
1.1 OLED for Flat-Panel Displays
The fast progress of Organic Light-Emitting Diodes (OLED) has led to the development of
flat-panel display technology based on OLED. Novel OLED display technology is superior
to traditional Active Matrix Liquid Crystal Display (AMLCD) technology in terms of view
angle, response speed, contrast, weight, power consumption, and cost [1]. Besides, it can
be fabricated onto flexible substrates [1]. OLED technology is used in some small-size
displays and is expected to be widely used in large-size displays.
1.2 OLED Display Architectures
OLED flat-panel displays can be implemented by using passive or active driving archi-
tectures. Passive Matrix OLED (PMOLED) architecture is shown in Figure 1.1 [2]. The
array is addressed row by row by a row driver. When a row of OLEDs is addressed, the
row line is connected to ground. Then, a column driver provides driving currents, which
represent image information, through column lines to the OLEDs in the addressed row.
Since there is no component used on display panel to store image information, when the
OLEDs in one row are addressed, the OLEDs in other rows are turned OFF.
In PMOLED architecture, OLEDs are ON to emit light only when they are addressed
by a row driver. Therefore, to achieve the average light energy for a required apparent
brightness in a refresh cycle, OLEDs must be driven with high instant current density
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during their short ON time in a refresh cycle. Although PMOLED architecture is ad-
vantageous in terms of simplicity, it is not suitable for large-size high-resolution flat-panel
displays because of the problems summarized as follows [1–7]. Primarily, the high instant
OLED current density associated to PMOLED architecture causes some problems:
• The power efficiency of OLED is high when current density is low or medium, but
low when current density is high. To compensate the reduced power efficiency at
high current density, an extra OLED current has to be supplied, so the advantage
of OLED in reducing power consumption is compromised by the high instant OLED
current density associated to PMOLED architecture.
• The aging of an OLED is dependent on the total charge injected to the OLED, so
an extra current supplied to an OLED reduces its lifetime.
• A higher power consumption also causes heat-induced degradation.
• Because of high instant OLED current density, OLED pulse voltage has a large swing,
resulting in a significant dynamic power consumption due to OLED capacitance.
• The large swing of OLED pulse voltage also makes it difficult to implement a column
driver (essentially a current source) by using inexpensive CMOS technology.
• The column lines in PMOLED display are typically made of Indium Tin Oxide (ITO),
which is OLED anode material and much more resistive than metal. Therefore, high
OLED currents lead to significant voltage drops across column lines, resulting in a
considerable power consumption and image non-uniformity.
In addition, PMOLED architecture also has the crosstalk problem caused by the leakage
currents of reversely biased OLEDs. When display size is increased, the aforementioned
problems become more serious. Therefore, the application of PMOLED architecture is
limited to small-size displays (e.g., less than 180 lines [1]).
Because of the problems of PMOLED architecture, Active Matrix OLED (AMOLED)
architecture was developed and has been widely used [1–7]. AMOLED architecture is
shown in Figure 1.2 [2]. Thin Film Transistors (TFTs) are used in each pixel on AMOLED
display panel. When the pixels in a row are addressed by a row driver, they are put into
programming phase. The switch TFTs in the pixels in the row are turned ON by the row
driver, connecting a column driver to the internal nodes of the pixels in the row. The
column driver provides data voltages or currents, which represent image information, to
the pixels in the addressed row. At the end of programming phase, the row driver turns
2
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Figure 1.2: Active matrix OLED display architecture.
3
OFF the switch TFTs in the pixels in the row, so that the pixels are put into driving phase,
holding the image information inside themselves. Programming operation is carried out
row by row through out the whole panel. A typical frame refresh frequency is 60 Hz.
In driving phase, the image information stored in a pixel is used by the drive TFT
in the pixel to modulate OLED current. Since the OLEDs used in AMOLED architec-
ture continuously emit light throughout driving phase, peak OLED currents in AMOLED
architecture are much lower in than those in PMOLED architecture. Besides, all global
interconnection lines can be made of metal instead of ITO, so the resistivity of these lines
is significantly reduced. In addition, unlike PMOLED architecture, AMOLED architecture
does not have the crosstalk problem caused by OLED leakage currents. Since AMOLED
architecture has these advantages, it is widely used in OLED-based flat-panel displays.
1.3 TFT for AMOLED Displays
Although researches so far have covered various materials as the active layer of TFT,
polycrystalline-Silicon (poly-Si) TFT and Hydrogenated amorphous Silicon (a-Si:H) TFT
are two main types which are used in AMOLED displays.
Poly-Si TFT has higher field mobilities (up to 100 cm2/(Vs)) and complementary types
(i.e., n-channel and p-channel [4]). Besides, the stability of I-V characteristics of poly-Si
TFT under voltage stress over time is much better than that of a-Si:H TFT. However, the
characteristics of poly-Si TFT have large spatial variations (especially threshold voltage
VT ) due to the non-uniformity of crystallization during laser annealing of poly-Si [8, 9].
These spatial variations lead to significant non-uniformities of pixel performance and image
quality across display panel. Besides, poly-Si TFT technology has a higher fabrication cost,
because extra process steps must be used for the crystallization of poly-Si.
Although the field mobility of a-Si:H TFT (typically 6 1 cm2/(Vs)) is much lower than
that of poly-Si TFT, it is adequate for a-Si:H TFT to drive OLED [6,10]. Besides, a-Si:H
TFT has good spatial uniformity, which is important for large-area electronics. Since it
has been widely used in AMLCD display for many years, its fabrication process is mature,
readily available, and inexpensive. Finally, since its fabrication temperature is relatively
low, its can be fabricated on flexible substrates (e.g., plastic). Therefore, a-Si:H TFT is
one of the suitable types of TFTs to be used in AMOLED displays.
Although a-Si:H TFT has many advantages, it has a major drawback in terms of
temporal instability caused by voltage stress [4]. When a-Si:H TFT is stressed by gate
voltage, its threshold voltage (VT ) shifts over stress time. The TFTs in AMLCD displays
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are used simply as switch transistors, which are ON only during short programming phase,
so their aging is not significant. In contrast, the TFTs in AMOLED displays are used
as drive TFTs (i.e., the transistors to drive OLEDs) as well as switch transistors. Since
drive TFTs are always ON during driving phase, which is much longer than programming
phase, they have significant aging over stress time. The aging of a-Si:H TFT is typically
characterized as threshold voltage shift (∆VT ). If not compensated, the ∆VT of drive TFT
leads to unstable OLED current and brightness over stress time.
1.4 Outline
The ∆VT of a-Si:H TFT caused by voltage stress has a significant impact on the stability
of performance of AMOLED displays. Several aspects are very important when developing
the pixel circuits with improved performance and stability. These aspects are addressed in
this thesis in following chapters.
Chapter 2 provides the reviews of widely used compact models and parameter extraction
methods of a-Si:H TFT, and presents the improvements and innovations made on the
compact models and parameter extraction methods. The improved a-Si:H TFT models
and parameter extraction methods are verified by measurement results.
Chapter 3 provides a review of the ∆VT models of a-Si:H TFT for different stress
conditions, and then presents a novel simulation method developed for the circuit-level
simulation of ∆VT . The developed ∆VT simulation method is verified by the comparison
between simulation results and the measurement data obtained from literatures.
Chapter 4 provides a brief review of conventional pixel circuits of AMOLED displays,
and then presents a novel voltage-programmed pixel circuit which uses a novel ∆VT -
compensation mechanism to improve the stability of OLED drive current for AMOLED
displays. The effectiveness of the proposed pixel circuit is verified by simulation and mea-
surement results. Besides, the proposed pixel circuit is compared to some conventional
voltage-programmed and current-programmed pixel circuits.
Chapter 5 concludes the whole thesis, and provides insights for future work.
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Chapter 2
Compact Device Modeling of a-Si:H
TFT
The compact device modeling of a-Si:H TFT is very important and useful for device charac-
terization as well as circuit design, analysis, and simulation. In this chapter, the compact
models and parameter extraction methods of a-Si:H TFT for both static and dynamic
characterises are discussed. Then, the improvements and innovations made on a-Si:H TFT
models and parameter extraction methods are presented.
2.1 Background
2.1.1 Device Structure
Hydrogenated amorphous Silicon (a-Si:H) TFT consists of several layers: gate metal, gate
dielectric, active layer (a-Si:H), and n+ contact and metal at source and drain. The material
of gate dielectric is typically Hydrogenated amorphous Silicon Nitride (a-SiNx:H).
In terms of structure, TFTs can be divided into a few types [11]. In a staggered TFT,
gate terminal and drain/source terminals are on the different sides of active layer, while in
a coplanar TFT, they are on the same side of active layer. The gate of an inverted (i.e.,
bottom-gated) TFT is between substrate and active layer, while the gate of a non-inverted
(i.e., top-gated) TFT is on top of active layer. Inverted-staggered TFT is the most popular
type used in flat-panel displays [11].
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Inverted staggered TFTs can be further divided into two types: back-channel etched
(BCE) type and back-channel passivated (BCP) type [12]. The difference between them
is that a back-channel passivation layer is used in BCP type to cover a-Si:H layer before
the deposition of source/drain n+ contact and metal. In BCE type, because of the lack of
the protection of passivation layer on top of a-Si:H layer, a-Si:H layer is subject to damage
during processing [13]. However, BCE type is popular in LCD industry because it requires
fewer masks and processing steps [14]. For illustration, the layout and cross-section of
inverted staggered BCE a-Si:H TFT are shown in Figure 2.1. More details about the
samples of a-Si:H TFT used in this research are described in section 2.3.2.
2.1.2 Device Operation
The behaviors and characteristics of a-Si:H TFT are fundamentally dependent on the
distribution of density of states in the energy band diagram of a-Si:H material, which is
illustrated in Figure 2.2 [13,15]. Because of the long-range disorder atomic lattice in a-Si:H
material, band tail states extend from the edges of conduction band and valence band into
forbidden band [13, 16]. This is significantly different from crystalline silicon. Besides,
the dangling bonds in a-Si:H induce localized deep states around the center of forbidden
band [13,16]. The high density of states in the band gap of a-Si:H results in high trapping
rate of carriers, and therefore low carrier mobility.
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A n-channel a-Si:H TFT has three operation regions: above-threshold region, sub-
threshold region, and leakage region, as illustrated in Figure 2.3. Above-threshold region
is divided into linear region and saturation region [13]. Subthreshold region can be divided
into forward subthreshold region and reverse subthreshold region [17]. The operations of
n-channel a-Si:H TFT in different regions are briefly described as follows [13,17].
When gate voltage is negative and high, a-Si:H TFT is in leakage region. Fermi level
is far away from the edge of conduction band. The equivalent diode formed by the n+
contact layer and intrinsic a-Si:H layer in gate-to-drain overlap region is reversely biased
and thus blocks drain-to-source current (IDS). Therefore, leakage IDS is limited at low
levels. It is attributed to the hole conduction at front a-Si:H/a-SiNx:H interface (i.e., the
interface closer to gate), and increases exponentially when VGS is negatively increased. It
is mainly controlled by Pool-Frenkel mechanism in gate-to-drain overlap region.
When gate voltage is positively increased, Fermi level is closer to the edge of conduction
band. A-Si:H TFT enters subthreshold region when gate voltage begins to induce charge
at front a-Si:H/a-SiNx:H interface. In a crystalline-silicon MOSFET, almost the entire
induced charge is available (i.e., free) for current conduction. However, in a-Si:H TFT, a
major part of induced charge is trapped in localized states, so the current conduction of
a-Si:H is much weaker than that of crystalline-silicon MOSFET.
When gate voltage is further positively increased, Fermi level enters the tail states of
conduction band, and the induced charge is in conduction band states and tail states. At
this point, a-Si:H TFT enters above-threshold region. For a typical a-Si:H TFT applied
with a gate voltage in a typical range, Fermi level cannot enter conduction band because
of the high density of tail states. Comparing to crystalline-silicon MOSFET, the turn-ON
transition of a-Si:H TFT is much more gradual, because carrier movement is limited by
the trapping of localized states and the scattering of disorder lattice. As a result, the band
mobility of a-Si:H is lower than that of crystalline silicon by orders of magnitude.
Besides, in above-threshold region, IDS increases proportionally with VDS until VDS is
comparable to VGS. At this point, channel pinches off on drain side. Further increasing
VDS makes a-Si:H TFT enter saturation region, as illustrated in Figure 2.3.
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2.2 Review of Static Models
2.2.1 Linear Region
The I-V characteristics of a-Si:H TFT in above-threshold region are illustrated in Figure
2.3. The device model of a-Si:H TFT in above-threshold region can be derived in a way
similar to the models of crystalline-silicon MOSFET. However, a-Si:H TFT also has several
important differences from crystalline-silicon MOSFET, reviewed as follows [13,17].
The channel material of an enhancement-mode n-channel crystalline-silicon MOSFET
is p-type. When an above-threshold gate voltage is applied, minority carriers accumulate
and eventually inverse the type of the channel region near the interface of gate dielectric and
channel region, so a conductive channel is formed. In contrast, the active layer of n-channel
a-Si:H TFT is intrinsic. When a positive gate voltage is applied, electrons are attracted
from n+ nc-Si contacts. They transport through intrinsic a-Si:H layer and accumulate at
the interface of gate dielectric and active layer, so that a channel is formed in active layer
near the interface. Therefore, unlike crystalline-silicon MOSFET, there is no depletion
charge in a-Si:H TFT [13]. When a-Si:H TFT operates in above-threshold region, a major
part of total induced charge is trapped in localized states. Therefore, only a fraction of
total induced charge is free charge, which contributes to current conduction. The total
induced charge per unit area (i.e., sheet density of total induced charge) in the active layer
of a-Si:H TFT is qnind = qnsa + qnloc, where qnsa is the sheet density of free charge, and
qnloc is the sheet density of the charge trapped in localized states [13]. Fermi level shifts
with gate voltage, so does the occupancy of localized states. Therefore, qnloc and qnsa are
strongly dependent on gate voltage.
Classical square-law above-threshold IDS model of crystalline-silicon MOSFET is
IDS = µFET
W
L
Ci
[
(VGS − VT )VDS − V
2
DS
2
]
, (2.1)
where µFET is field effective mobility, W is channel width, L is channel length, Ci is gate
dielectric capacitance per unit area, VGS is gate-to-source voltage, VDS is drain-to-source
voltage, and VT is threshold voltage. For a low VDS, MOSFET is in linear region, so Eq.
(2.1) can be approximated as
IDS = µFET
W
L
Ci (VGS − VT )VDS. (2.2)
The sheet density of the total charge induced by gate voltage is
qnind = Ci (VGS − VT ) , (2.3)
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so the formula of IDS in linear region becomes
IDS = µFET
W
L
qnindVDS. (2.4)
Since these formulas are for crystalline-silicon MOSFET, the µFET used above is constant.
A widely used a-Si:H TFT model is RPI model [13]. In this model, the impact of the
charge trapping at localized states on IDS is described by empirically modeling field effect
mobility as a function of gate voltage:
µFET = µn
(
nsa
nind
)
= µn
(
VGS − VT
VAA
)γ
, (2.5)
where γ and VAA are empirical parameters [13]. Therefore, Eq. (2.2) becomes
IDS = Ci
W
L
µn
(
VGS − VT
VAA
)γ
(VGS − VT )VDS, (2.6)
which is the IDS model of a-Si:H TFT in linear region.
2.2.2 Saturation Region
In crystalline-silicon MOSFET, if VGD is not high enough to induce strong inversion on
drain side (i.e., when VDS > VGS − VT ), channel pinches off on drain side, and no free
charge exists in the part of channel between pinch-off point and drain. Since crystalline-
silicon MOSFET has velocity saturation mechanism in the high-field region near drain, it
actually enters saturation region at a VDS which is lower than (VGS − VT ).
The VDS at which a-Si:H TFT enters saturation region is also lower than (VGS − VT ).
However, this is caused by the gradual distribution of the density of states in the energy
band diagram of a-Si:H, instead of velocity saturation [13]. The µFET on drain side can
be estimated by using Eq. (2.5) with VGS being replaced by VGD. When drain voltage is
increased toward (VGS − VT ), VGD decreases toward VT , and µFET on drain side becomes
negligible well before VGD achieves VT . This is because, when VGD is decreased, qnsa
reduces much faster than qnind [13]. Therefore, a-Si:H TFT enters saturation region at
a VDS which is lower than (VGS − VT ). The author of [13] uses an universal approach
introduced from the modeling of crystalline-silicon MOSFET [18] to model the behavior
of a-Si:H TFT in saturation region. In this approach, saturation voltage Vsat is defined as
Vsat = αsat (VGS − VT ) , (2.7)
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where αsat ∈ (0, 1). Besides, in saturation region, when VDS is increased, the pinch-off
point in channel moves toward source, so effective channel length reduces. This is well
known as channel length modulation (CLM) effect, which can be modeled by adding term
(1 + λVDS) into the expression of IDS in saturation region [13]. Therefore, the IDS in
saturation region can be expressed as
IDS = Ci
W
L
µn
(
VGS − VT
VAA
)γ
(VGS − VT )Vsat (1 + λVDS) (2.8)
= Ci
W
L
µn
(
VGS − VT
VAA
)γ
(VGS − VT )2 αsat (1 + λVDS) . (2.9)
In the model file of a-Si:H TFT to be used for circuit simulation, the Vsat in Eq. (2.8)
should be replace by V effDS , which is an effective voltage defined to provide a continuous
and smooth transition between linear region and saturation region:
V effDS =
VDS[
1 +
(
VDS
Vsat
)msat] 1msat , (2.10)
where msat is smoothness parameter [13]. In linear region, VDS  Vsat, so V effDS ≈ VDS. In
saturation region, VDS  Vsat, so V effDS ≈ Vsat.
2.2.3 Subthreshold Region
In subthreshold region, Fermi level is in deep localized states, being far away from the edge
of conduction band. Almost the entire charge induced by gate voltage is trapped in deep
states, so Fermi level position depends on the density of deep states. By analyzing Fermi
level position as a function of gate voltage and the density of deep states, the sheet density
of free charge can be modeled as a power-law function of gate voltage [13]:
nsb = nso
[(
tm
di
)(
VGS − VFB
V0
)(
εi
εs
)] 2V0
Ve
, (2.11)
where
Ve =
2V0Vth
2V0 − Vth , (2.12)
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tm is the thickness of the channel charge at the interface:
tm =
√
εsε0
2qg0
, (2.13)
and nso is the sheet density of free charge when VGS = VFB:
nso = NCtm
(
Ve
V0
)
exp
(−dEF0
qVth
)
. (2.14)
2.2.4 Leakage Region
In leakage region, three components contribute to leakage current [13]: hole-injection-
limited current, hole-conduction current, and electron-limited current. Total leakage cur-
rent can be any combination of these current components, so it is difficult to build a precise
model [13]. Therefore, an empirical model is used to describe leakage current:
Ileak = I0L
[
exp
(
VDS
VDSL
)
− 1
]
exp
(−VGS
VGSL
)
+ σ0VDS, (2.15)
where I0L is zero-bias leakage current, VDSL and VGSL are characteristic voltages, and σ0
is minimum-current scaling parameter to take into account the minimum resolution of
measurement instrument [13]. Note that, in [13], I0L and σ0 are defined as independent
from TFT geometry. However, it is presented in [17] that for relatively high VGS < 0 V
and VDS > 0 V, leakage current is proportional to the area of the contact overlap region on
drain side. Therefore, in this thesis, Iu0L and σ
u
0 are introduced respectively as the values
of I0L and σ0 per unit area of the contact overlap region on drain side. Correspondingly,
the model of leakage current is modified in this thesis as
Ileak = WLov,D
{
Iu0L
[
exp
(
VDS
VDSL
)
− 1
]
exp
(−VGS
VGSL
)
+ σu0VDS
}
, (2.16)
where Lov,D is the overlap length on drain side.
2.2.5 Model Unification
To improve the convergence of circuit simulation, model formulas should be continuous
and smooth. A universal approach is used in [13] to unify the models of a-Si:H TFT in
different operation regions. The sheet density of free charge is defined as:
ns =
nsansb
nsa + nsb
, (2.17)
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which reduces to nsa in above-threshold region and to nsb in subthreshold region, providing
a smooth transition between regions. The formula of nsb is presented in Eq. (2.11). The
formula of nsa can be derived from Eq. (2.3) and (2.5) as
nsa =
Ci (VGS − VT )
q
(
VGS − VT
VAA
)γ
. (2.18)
The channel conductance when VGS = VGD is defined as
gch = q ns µn W/L
IV
eff , (2.19)
where LIVeff = Lmask + ∆LS + ∆LD is effective channel length, taking into account the
channel length defined on mask layout Lmask and the channel length extension on source
(drain) side ∆LS(D). The formula of drain-to-source current to unify the currents in above-
threshold region and subthreshold region is defined as
Iab = gchV
eff
DS (1 + λVDS) , (2.20)
where V effDS is defined in Eq. (2.10). To incorporate the drain-to-source current in leakage
region, an unified formula of drain-to-source current for all regions is defined as
IDS = Ileak + Iab. (2.21)
In either above-threshold region or subthreshold region, Iab  Ileak, so IDS ≈ Iab. In
leakage region, Iab  Ileak, so IDS ≈ Ileak.
Besides, note that if VGS is low or negative, VGS,T = (VGS − VT ) and VGS,FB =
(VGS − VFB) can be negative, invalidating the relevant formulas presented above. To avoid
this problem, effective voltages
V effGS,T =
Vmin
2
1 + VGS,TVmin +
[
δ2 +
(
VGS,T
Vmin
− 1
)2] 12 (2.22)
and
V effGS,FB =
Vmin
2
1 + VGS,FBVmin +
[
δ2 +
(
VGS,FB
Vmin
− 1
)2] 12 (2.23)
are defined in [13] to replace (VGS − VT ) and (VGS − VFB), respectively, in relevant afore-
mentioned formulas. Vmin is minimum effective voltage, and δ is smoothness parameter.
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Figure 2.4: Compact device model of a-Si:H TFT. A and B can be either source (S) or
drain (D), respectively, depending on specific bias condition.
The schematic of the entire compact device model of a-Si:H TFT is presented in Figure
2.4, illustrating the implementation of Iab and Ileak. Other components used in the model
are explained as follows. Note that A and B can be either source (S) or drain (D),
respectively, depending on specific bias condition. Current sources iAch and iBch describe
transient currents when channel is being charged/discharged. CovGA and C
ov
GB represent
overlap capacitances. Access resistors Rx,A and Rx,B model the delays caused by channel
resistance. RA and RB represent contact resistances.
Define VGSint as the voltage differences between gate (G) and internal source node
(Sint), and VDintSint as the voltage differences between internal drain node (Dint) and source
node (Sint). Since Iab belongs to intrinsic channel, which is directly controlled by VGSint
and VDintSint , VGSint and VDintSint should be used to replace VGS and VDS, respectively, in
relevant aforementioned formulas when implementing the device model into a model file
(e.g., by using Verilog-A Hardware Description Language) for circuit simulation.
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2.3 Improved Static Model and Parameter Extraction
Methods
2.3.1 Motivations
Compact device models and parameter extraction methods are needed by device charac-
terization and circuit simulation. A desirable compact device model should be accurate in
describing device behavior and scalable with device geometry (i.e., correctly describe the
dependence of device characteristics on channel width and length by using the same group
of parameters values). A desirable parameter extraction method should yield accurate and
consistent parameter values.
RPI compact device model of a-Si:H TFT [13] is widely used. Several parameter ex-
traction methods were developed for this model [13, 19, 20]. The dependence of contact
resistance and channel length extension on gate voltage is not taken into account in them.
As a result, the extracted values of γ, VT , and VAA have apparent dependence on channel
length. However, from the perspective of device physics, these parameters describe the
property of a-Si:H material, so their values should be independent from channel length.
The incorrect apparent dependence of the extracted values of parameters on channel length
is misleading for the characterization a-Si:H TFT. Therefore, the dependence of contact
resistance and channel length extension on gate voltage must be taken into account in the
model and parameter extraction methods of a-Si:H TFT. An improved static model and
innovated parameter extraction methods are presented in this section.
2.3.2 TFT Samples and Measurement Setup
The inverted staggered BCE a-Si:H TFT samples used in this research were fabricated
in Giga-to-Nanoelectronics (G2N) Centre in the University of Waterloo. Depositing and
patterning material layers on a glass substrate were carried sequentially: gate metal (70
nm chromium), gate dielectric (350 nm a-SiNx:H), active layer (150 nm a-Si:H), and source
and drain contacts (50 nm n+ nc-Si and 100 nm molybdenum). After patterning source and
drain metal, back channel etching was used to remove the n+ nc-Si on top of active layer
in intrinsic channel region. Then, passivation layer (350 nm a-SiNx:H), contact window
opening, contact metal (300 nm aluminium) deposition/pattering were conducted.
For illustration, the layout and cross-section of inverted staggered BCE a-Si:H TFT
are shown in Figure 2.1. Nominal channel width is W = 500 µm. The nominal channel
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lengthes defined on mask are Lmask = 100, 50, 20, 10, and 5 µm. The nominal overlap
length between gate and source (drain) is Lov,S(D) = 5 µm. Transfer and output character-
istics were measured from a-Si:H TFT samples by using Agilentr 4155C Semiconductor
Parameter Analyzer and a Cascader Summitr 12000 probe station. Measurements were
carried at room temperature (23 ◦C).
2.3.3 Contact Resistance and Channel Length Extension
The total resistance between source and drain is the sum of three components: intrinsic
channel resistance (Rch), contact resistance at source (RS), and the one at drain (RD):
RDS = Rch +RS +RD. (2.24)
To simplify parameter extraction, a low VDS (e.g., 0.1 V) can be used in I-V measurements
so that the source side of a TFT sample is approximately symmetrical to its drain side. In
this case, since RS ≈ RD, Eq. (2.24) yields
RDS ≈ Rch + 2RS. (2.25)
The values of RDS can be obtained from measurement data by using formula RDS =
VDS/IDS. Total contact resistance (RS + RD ≈ 2RS) can be extracted by plotting RDS
vs. Lmask, as shown in Figure 2.5(a)). Assuming Rch = rch · Lmask, where rch is intrinsic
channel resistance per unit channel length, Eq. (2.25) becomes
RDS = rch · Lmask + 2RS. (2.26)
If RS is assumed as a constant, the lines of RDS vs. Lmask for different VGS should intersect
at the same point: (Lmask, RDS) = (0, 2RS). However, Figure 2.5(b) indicates that this is
not the case, implying that RS is dependent on VGS and/or that a VGS-dependent total
channel length extension ∆LIVtot should be added to Lmask. The superscript “IV ” in a item
indicates that the item is associated to I-V characteristics and is used in static model.
Therefore, Eq. (2.26) is modified as
RDS = rch ·
(
Lmask + ∆L
IV
tot
)
+ 2RS. (2.27)
At Lmask = 0, a line of RDS vs. Lmask intercepts RDS-axis, so
RintcptDS = rch ·∆LIVtot + 2RS. (2.28)
18
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Figure 2.5: Measurement results (symbols) and fitted model (lines) of (a) RDS vs. Lmask
(bottom to top: VGS = 20, 19, ..., 5 V) and (b) the zoom-in plot of (a).
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For a given VGS, the data of R
intcpt
DS and rch can be extracted by fitting Eq. (2.27) to
measurement data, as illustrated in Figure 2.5(a). The extracted data of RintcptDS vs. rch
is shown in Figure 2.6. Note that the data points in Figure 2.6 are corresponding to the
values of VGS used in Figure 2.5. Figure 2.6 indicates that the slope of R
intcpt
DS vs. rch is
not constant. Therefore, in this research, Eq. (2.28) was fitted locally to the data points
around each data point in Figure 2.6 to extract the local values of rch and 2RS. The data of
the contact resistance per unit overlap area Rucont was calculated by using R
u
cont = RSWLov.
The extracted values of Rucont and ∆L
IV
tot vs. VGS are presented in Figure 2.7(a) and
2.7(b), respectively. The dependence of Rucont and ∆L
IV
tot on VGS can be explained by in-
vestigating the two-dimensional current distribution in overlap region [21,22]. The overlap
region on source side is analyzed as follows. The one on drain side can be analyzed in the
same way. In the overlap region on source side, currents flow distributively from the edge
of intrinsic channel to source metal contact. The currents flowing along parasitic channel
are lower at locations farther away from the edge of intrinsic channel. When gate voltage
is increased, parasitic channel has a lower resistivity, so currents flow along parasitic chan-
nel for longer distances before they turn vertically and flow toward source metal contact.
Therefore, ∆LIVtot increases with gate voltage. Since a larger area of overlap region con-
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tributes to current conduction, the total resistance from parasitic channel to source metal
contact is smaller. Therefore, RS reduces when VGS is increased, so does R
u
cont.
Besides, Figure 2.7(a) and 2.7(b) also indicate that when VGS is decreased, R
u
cont and
∆LIVtot eventually become relatively constant. This is because, when VGS is decreased, the
resistivity of parasitic channel can become so large that the major part of total current
does not go along parasitic channel in overlap region, but goes from the edge of intrinsic
channel directly though intrinsic a-Si:H layer toward source metal contact. Therefore, the
observed Rucont and ∆L
IV
tot are relatively independent from gate voltage. The constant level
of ∆LIVtot is attributed to the fixed channel length extension due to the lateral etching of
n+ nc-Si layer and contact metal layer during fabrication.
As shown in Figure 2.7(a), when VGS is relatively high, R
u
cont is observed as approxi-
mately linearly dependent on 1/VGS, so a linear model is used to describe the relationship:
Ru,linearcont = SRucont/V
Rucont
GS,eff +R
u,intcpt
cont , (2.29)
where SRucont and R
u,intcpt
cont are slope and intercept, respectively. V
Rucont
GS,eff is so defined that it
prevents a negative value of VGS from invalidating Eq. (2.29):
V
Rucont
GS,eff = F
Rucont
VGS,eff
ln
[
1 + exp
(
VGS
F
Rucont
VGS,eff
)]
, (2.30)
where F
Rucont
VGS,eff
is smoothness parameter. If VGS > 0 V, V
Rucont
GS,eff ≈ VGS. If VGS < 0 V,
V
Rucont
GS,eff → 0+. The model in Eq. (2.29) was fitted as the straight line shown in Figure
2.7(a). The extracted values of parameters are SRucont = 6.54 V·Ω·cm2, Ru,intcptcont = 0.073
Ω·cm2, and FRucontVGS,eff = 1 V. Figure 2.7(a) also indicates that, when VGS is decreased toward
VT , R
u
cont gradually saturates at a constant level R
u,const
cont , so the following formula is used
to make a smooth transition between Ru,linearcont and R
u,const
cont :
Rucont = R
u,const
cont − FRucont ln
1 + exp
−
(
Ru,linearcont −Ru,constcont
)
FRucont
 , (2.31)
where FRucont is smoothness parameter. If R
u,linear
cont < R
u,const
cont , R
u
cont ≈ Ru,linearcont . If Ru,linearcont >
Ru,constcont , R
u
cont ≈ Ru,constcont . Eq. (2.31) is fitted as the curve in Figure 2.7(a). The extracted
values of parameters are FRucont = 0.0625 Ω·cm2 and Ru,constcont = 1.02 Ω·cm2.
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As shown in Figure 2.7(b), when VGS is relatively high, ∆L
IV
tot is observed as approxi-
mately linearly dependent on VGS, so a linear model is used to describe the dependence of
the variable component of ∆LIVtot on VGS:
∆LIV,linearvar = S
IV
∆L · VGS + ∆LIV,intcptvar , (2.32)
where SIV∆L and ∆L
IV,intcpt
var are slope and intercept, respectively. Eq. (2.32) is fitted as the
straight line shown in Figure 2.7(b) to extract parameter values: SIV∆L = 0.0877 µm/V,
∆LIV,intcptvar = 0.67 µm. Figure 2.7(b) also indicates that, when VGS is decreased, ∆L
IV
tot
eventually saturates at a constant level ∆LIVconst, so ∆L
IV
tot is expressed as
∆LIVtot = ∆L
IV
const + ∆L
IV
var, (2.33)
where
∆LIVvar = F
IV
∆L ln
[
1 + exp
(
∆LIV,linearvar −∆LIVconst
F IV∆L
)]
. (2.34)
F IV∆L is smoothness parameter. If ∆L
IV,linear
var > ∆L
IV
const, ∆L
IV
tot ≈ ∆LIV,linearvar . If ∆LIV,linearvar <
∆LIVconst, ∆L
IV
tot ≈ ∆LIVconst. The fitted model is shown as the curve in Figure 2.7(b). The
extracted values of parameters are F IV∆L = 0.05 µm and ∆L
IV
const = 1.29 µm.
Note that the above analysis is based on assumption VGS ≈ VGD. For a high VDS, since
VGS 6= VGD, the value of the Rucont on source (drain) side (denoted as Rucont,S(D)) is calculated
by using VGS(D) in Eq. (2.29)-(2.31). Besides, the value of the variable component of the
channel length extension on source (drain) side (denoted as ∆LIVS(D),var) is calculated as
∆LIVS(D),var =
1
2
∆LIVvar
(
VGS(D)
)
, (2.35)
where ∆LIVvar
(
VGS(D)
)
is the value of ∆LIVvar calculated by using Eq. (2.34) when VGS(D) is
used in Eq. (2.32). Therefore, Eq. (2.33) becomes
∆LIVtot = ∆L
IV
const + ∆L
IV
S,var + ∆L
IV
D,var, (2.36)
which was implemented in the Verilog-A model file of a-Si:H TFT.
2.3.4 γ, VT , and VAA
Taking into account contact resistance and channel length extension, Eq. (2.6) becomes
IDS = Ci
W
(Lmask + ∆LIVtot )
µn
(VGS − VT − IDSRS)γ+1
V γAA
(VDS − 2IDSRS) . (2.37)
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The author of [13] extracted (γ + 1) simply as the slope of ln (IDS) vs. ln (VGS), without
taking into account (IDSRS), ∆L
IV
tot , and VT . (IDSRS) is the voltage drop across the contact
region on one side of TFT when VGS ≈ VGD. Neglecting (IDSRS) and ∆LIVtot results in
that the extracted value of γ decreases with Lmask. Besides, since typically VT > 0 V,
neglecting VT results in that the extracted value of γ is larger than its true value. Since
the extraction of VAA uses the extracted value of γ, the extracted value of VAA is also
dependent on Lmask. However, γ and VAA should be independent from Lmask, because
they are material property parameters of a-Si:H, reflecting the impact of charge trapping
in a-Si:H on current conduction (see Eq. (2.5)). Besides, since the extractions of VT and
αsat in [13] use the extracted values of γ and VAA, the errors of the extracted values of γ
and VAA cause the errors of the extracted values of VT and αsat. To avoid these problems,
(IDSRS), ∆L
IV
tot , and VT must be taken into account during the extraction of γ so as to
improve the accuracy and consistency of the extracted values of parameters.
Integral function method for parameter extraction was proposed by previous researchers
in [19, 20]. In this method, RS is taken into account, and γ and VT are extracted at the
same time. However, this method implicitly assumes that ∆LIVtot is zero, and that RS is
independent from VGS. These two assumptions are not true (refer to section 2.3.3). Be-
sides, this method requires the extraction of transconductance gm. However, the numerical
differentiation used to extract gm amplifies measurement noise.
Therefore, in this thesis, a new parameter extraction method is proposed to take into
account the impact of ∆LIVtot and (IDSRS), which are dependent on VGS. The value of γ is
extracted first, then VT and VAA are extracted. When extracting γ, although VT and VAA
are unknown, they do not affect the extraction of γ. The proposed parameter extraction
method is detailed as follows. First, Eq. (2.37) is reformulated as
C
1
γ+1 = A · VGSinit −B, (2.38)
where
A = (CiWµn/V
γ
AA)
1
γ+1 , (2.39)
B = A · VT , (2.40)
C = IDS
(
Lmask + ∆L
IV
tot
)
/VDintSint , (2.41)
VGSint = VGS − IDSRS, (2.42)
and
VDintSint = VDS − 2IDSRS. (2.43)
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The data of Lmask, IDS, VGS, and VDS are available from I-V measurement data. The
data of RS (= R
u
cont/ (WLov)) and ∆L
IV
tot can be obtained as presented in section 2.3.3 (see
Figure 2.7(a) and 2.7(b)). So, the values of C, VGSint , and VDintSint can be obtained by
using Eq. (2.41)-(2.43).
Therefore, Eq. (2.38), which is a linear model of C
1
γ+1 vs. VGSint , has three unknown
parameters: γ, A, and B. The value of γ is extracted by using an iterative optimization
method based on the principle described as follows. Assuming Eq. (2.37) exactly models
measurement data, Eq. (2.38) implies that, if γ is equal to its true value, the data points of
C
1
γ+1 vs. VGSint should be exactly on a straight line, i.e., they should have a perfect linearity.
Their linearity can be measured by using ρdata, model, i.e., the correlation coefficient between
measurement data points and the corresponding points on the fitted linear model. If
measurement data points are identical to linear model points, the two groups of points are
exactly positively linearly correlated, so ρdata, model = 1. If not identical, ρdata, model < 1.
Therefore, the extraction of γ can be abstracted as an optimization task: search for the
optimal value of γ to maximize ρdata, model. In each step of optimization iterations, for a
given value of γ, Eq. (2.38) is fitted to the data points of C
1
γ+1 vs. VGSint . Then, ρdata, model
is calculated to evaluate the linearity of the data points of C
1
γ+1 vs. VGSint .
Golden Section Search method [23] was used to carry out the optimization task. In this
method, an initial search range of γ must be set before optimization algorithm is started.
Since γ is typically between zero and one, γUB = 1 and γLB = 0 are set to define the
initial search range. When the algorithm iterates, γUB and γLB gradually converge toward
each other, as illustrated in Figure 2.8(a). When (γUB − γLB) is smaller than a pre-defined
error tolerance (e.g., 10−4 is used here), (γUB + γLB) /2 is used as the extracted value of γ,
which is used to calculate C
1
γ+1 . Then, Eq. (2.38) is fitted to the calculated data of C
1
γ+1
vs. VGSint to extract A and B, as illustrated in Figure 2.8(b). The value of VT is extracted
by using VT = B/A (see Eq. (2.40)). The value of VAA is extracted by using
VAA =
(
CiWµn/A
γ+1
)1/γ
, (2.44)
which was derived from Eq. (2.39). Note that Ci is channel capacitance per unit area,
which can be determined by using C-V measurement data; µn is electron band mobility,
which is a material parameter with a given constant value µn = 0.001 m
2/(Vs) [13].
The proposed parameter extraction method was run repeatedly to extract the values
of γ, VT , and VAA for different Lmask. As shown in Figure 2.9(a), 2.9(b), and 2.10, the
extracted values do not systematically depend on Lmask. The relative errors of the extracted
values are 0.98% for γ, 3.58% for VT , and 7.83% for VAA. These results are consistent to
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the device physics knowledge that those parameters should be independent from Lmask,
because they are primarily determined by the property of a-Si:H material, especially when
channel length is not very short (i.e., longer than 5 µm). The averages of the extracted
values of parameters are γ = 0.419, VT = 3.55 V, and VAA = 18364 V, respectively.
2.3.5 λ and msat
For a given Lmask and at a given VGS, the values of λ and msat were extracted by using the
method presented in [13]. To avoid the impact of contact resistance, the data of VDintSint
(see Eq. (2.43)) instead of VDS was used in parameter extraction. As shown in Figure
2.11(a), the extracted value of λ is proportional to 1/Lmask. This behavior is similar
to that of the λ of crystalline-silicon MOSFET. When Lmask is reduced, channel length
modulation effect becomes relatively more significant, so λ increases. This dependence is
described in this thesis by using an empirical model:
λ = Sλ/Lmask + λintcpt, (2.45)
where Sλ and λintcpt are fitting parameters. Eq. (2.45) was fitted to the extracted values
of λ vs. 1/Lmask, as illustrated in Figure 2.11(a). The extracted values of parameters are
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Sλ = 9.83 × 10−8 m/V and λintcpt = 4.97 × 10−3 V−1. Besides, the extracted msat vs.
Lmask for different VGS are shown in Figure 2.11(b). The extracted values of msat are fairly
constant, expect for the ones for Lmask = 5 µm. The large variations of the extracted
values of msat for Lmask = 5 µm could be attributed to some short channel effects which
are not taken into account in RPI a-Si:H model [13]. The average of the extracted values
of msat, excluding the ones for Lmask = 5 µm, is msat = 2.59.
2.3.6 αsat
The author of [13] presented a method to extract αsat. However, in this method, the
impacts of contact resistance, channel length extension, and channel length modulation
are not taken into account. To take into account these impacts, a new method to extract
αsat is presented as follows. First, Eq. (2.9) is reformulated as
IDS = αsat ·D, (2.46)
where
D = Ci
W
(Lmask + ∆LIVtot )
µn
(VGSint − VT )γ+2
V γAA
(1 + λVDintSint) . (2.47)
The parameter values extracted in previous sections and the I-V measurement data for
VDS = 20 V were used to calculate the values of D by using Eq. (2.47). Then, Eq. (2.46)
was fitted to the data of IDS vs. D to extract αsat. For illustration, the data of IDS vs.
D for Lmask = 50 µm and the fitted line of the model in Eq. (2.46) are shown in Figure
2.12(a). The extracted values of αsat for different Lmask are shown in Figure 2.12(b). The
maximum relative error is only 2.64%. The average of the extracted values is αsat = 0.395.
2.3.7 VGSL, VDSL, I
u
0L, and σ
u
0
In Eq. (2.16), (σu0VDS) and “−1” are negligible when VDS  0 and VGS  0. Therefore, by
using the measurement data in this region, VGSL and VDSL can be extracted from the data
of ln(Ileak) vs. VGS and ln(Ileak) vs. VDS, respectively [13]. For illustration, the extractions
of VGSL and VDSL for Lmask = 50 µm are shown in Figure 2.13(a) and 2.13(b), respectively.
Then, Iu0L can be extracted by using a formula derived from Eq. (2.16):
Iu0L = exp
[
ln (Ileak)− VDS
VDSL
+
VGS
VGSL
]
/ (WLov,D) (2.48)
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and the measurement data for VDS  0 V and VGS  0 V. Besides, σu0 can be extracted by
using σu0 = I
VmaxDS
min /V
max
DS , where V
max
DS is the maximum VDS used in measurement, and I
VmaxDS
min
is the minimum measured value of IDS for V
max
DS [13]. The leakage current for VGS  0
V (e.g., VGS < −8 V) is primarily due to Poole-Frenkel effect, so the extracted values of
parameters are essentially independent from channel length [17]. Therefore, it is reasonable
to average the extracted parameter values for different channel lengthes. The averages of
the extracted values of parameters are VGSL = 3.47 V, VDSL = 3.16 V, I
u
0L = 5.42 × 10−7
A/m2, and σu0 = 3.66×10−5 A/(V·m2). The leakage current for relatively low negative VGS
(e.g., −8 V < VGS < 0 V) is primarily due to back channel conduction, which is dependent
on channel length [17], so the model in Eq. (2.16) is not suitable in this region. However,
since the currents in this region are much lower than those in other regions by orders of
magnitudes, the discrepancy of the model in Eq. (2.16) in this region may not be a major
concern in practical circuit design.
2.3.8 Parameter Optimization and Model Verification
The a-Si:H TFT model presented in this section was implemented into a model file by using
Verilog-A Hardware Description Language. The model file can be used with Cadencer
Spectrer circuit simulator for circuit-level simulation. Besides, based on the parameter
extraction methods presented in this section, a MATLABr program was developed for
parameter extraction and optimization. It controls the circuit simulator to simulate I-V
characteristics. Simulation results were used by the program to automatically optimize the
values of a group of selected parameters for the globally best fitting of simulation results
to I-V measurement data for various Lmask. The selected parameters and their optimized
values are: VFB = −1.981 V, V0 = 0.1696 V, αsat = 0.3942, Sλ = 7.788 × 10−8 m/V,
λintcpt = 6.325× 10−3 V−1, msat = 2.5896, δ = 5.008, Vmin = 0.3005 V, Iu0L = 4.465× 10−7
A/m2, and σu0 = 3.037×10−5 A/(V·m2). The simulated transfer and output characteristics
when using the optimized parameter values are verified by measurement data, as shown in
Figure 2.14, 2.15, 2.16, and 2.17.
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Figure 2.14: Comparison between measurement data (symbols) and simulation results
(curves) of the transfer characteristics: (a) Lmask = 100 µm, and (b) Lmask = 50 µm.
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Figure 2.15: Comparison between measurement data (symbols) and simulation results
(curves) of the transfer characteristics: (a) Lmask = 20 µm, and (a) Lmask = 10 µm.
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Figure 2.16: Comparison between measurement data (symbols) and simulation results
(curves) of the output characteristics: (a) Lmask = 100 µm, and (b) Lmask = 50 µm.
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Figure 2.17: Comparison between measurement data (symbols) and simulation results
(curves) of the output characteristics: (a) Lmask = 20 µm, and (b) Lmask = 10 µm.
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2.4 Review of Dynamic Models
Several dynamic models were proposed by previous researchers for a-Si:H TFTs. They can
be divided into two categories: charge-based models and capacitance-based models.
2.4.1 Charge-Based Dynamic Models
Some charge-based dynamic models were proposed by previous researchers for a-Si:H TFT
[17, 24–27]. These models are similar to the ones of crystalline-silicon MOSFET [28, 29].
In [24], the channel charges associated to source and drain are expressed as
QS =
∫ L
0
WCi,effVGC (x)
(
1− x
L
)
dx (2.49)
and
QD =
∫ L
0
WCi,effVGC (x)
(x
L
)
dx, (2.50)
respectively, where
Ci,eff =
{
Ci, if VGS > VT ,
0, if VGS < VT .
(2.51)
VGC (x) is defined as follows. Assuming source as the origin of x-axis, source-to-drain as the
direction of x-axis, and source voltage as reference voltage level, VGC (x) is the difference
between gate voltage and the voltage at a-Si:H/a-SiNx:H interface at location x:
VGC (x) =
{ [
(VGD − VT )
2
α − (VGS − VT )
2
α
] x
L
+ (VGS − VT )
2
α
}α
2
, (2.52)
where α = 1, if T > Tc; α = T/Tc, if T < Tc; and Tc = 300 K [24]. Since the TFTs used in
AMOLED displays normally operate under room temperature or higher, α = 1 is assumed
in the following derivation. Substituting Eq. (2.52) into Eq. (2.49) and (2.50) yields the
channel charges respectively associated to source (QS), drain (QD), and gate (QG):
QS = QG|VGS=VGD
(
4
15
)(
β3v + 2β
2
v + 3βv +
3
2
(βv + 1)
2
)
· (−1) , (2.53)
QD = QG|VGS=VGD
(
4
15
)(
1 + 2βv + 3β
2
v +
3
2
β3v
(βv + 1)
2
)
· (−1) , (2.54)
QG = QG|VGS=VGD
(
2
3
)(
β2v + βv + 1
βv + 1
)
= − (QS +QD) , (2.55)
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where
βv = (VGD − VT ) / (VGS − VT ) , (2.56)
QG|VGS=VGD = CG,DC |VGS=VGD (VGS − VT ) , (2.57)
and
CG,DC |VGS=VGD = Ci,effWL. (2.58)
CG,DC |VGS=VGD is the total gate-to-channel capacitance for VDS = 0 V. Note that QS, QD,
and QG are modeled as directly related to VGS and VGD. Besides, note that Eq. (2.53)-
(2.55) are valid only for VGS > VGD > VT (i.e., linear region). To guarantee the validity in
other conditions, if VGS > VT > VGD (i.e., saturation region), (VGD − VT ) should be fixed
at zero; if VT > VGS > VGD (i.e., subthreshold region and leakage region), both (VGS − VT )
and (VGD − VT ) should be fixed at zero, and βv can be fixed at zero. Also note that, as
indicated in Eq. (2.51), Ci,eff is a piecewise function of VGS. Therefore, the models of QS,
QD, and QG respectively in Eq. (2.53)-(2.55) are piecewise functions of VGS and VGD.
It is proved in [24] that the transient currents at source and drain should be calculated
respectively by using the following two formulas
iS = dQS/dt, (2.59)
iD = dQD/dt. (2.60)
The advantage of charge-based dynamic model is that it guarantees charge conservation,
and therefore, simulation accuracy, because transient current is directly calculated from the
change of charge with time: i = dQ/dt [29, 30]. Nevertheless, conventional charge-based
dynamic models still have a major drawback: since the model of QS(D) is piecewise and has
a corner at VGS(D) = VT , its first-order derivative (i.e., capacitance) at VGS(D) = VT is not
continuous. This may result in convergence problems in transient simulation, especially for
practical circuits where multiple TFTs are simultaneously involved in circuit simulation.
2.4.2 Capacitance-Based Dynamic Models
Capacitance-based dynamic TFT models [13, 31] were developed based on Meyer’s capac-
itance model [32]. The formula of total gate charge QG in Eq. (2.55) is used to define the
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small-signal channel capacitance between gate and source (drain) (CGS(D)) [13]:
CGS ,
∂QG
∂VGS
∣∣∣∣
VGD
=
2
3
CG,DC |VGS=VGD
(
1− (VGD − VT )
2
(VGS + VGD − 2VT )2
)
, (2.61)
CGD ,
∂QG
∂VGD
∣∣∣∣
VGS
=
2
3
CG,DC |VGS=VGD
(
1− (VGS − VT )
2
(VGS + VGD − 2VT )2
)
, (2.62)
where CG,DC |VGS=VGD is defined in Eq. (2.58). The author of [13] proposed to use
Ci,eff =
Ci
1 + 2 exp
[
−(VGS−VT )
η0Vth
] (2.63)
as the formula of Ci,eff . Eq. (2.63) is based on Unified Charge Control Model [18], which
takes into account the total induced charge in channel. It is valid for both above-threshold
and below-threshold regions. Eq. (2.63) and its derivatives are continues with respect to
VGS. This is a desirable property for a better convergence of circuit simulation.
The transient currents at source and drain are defined respectively as [13]:
iS , iGS = CGS · dVGS/dt, (2.64)
iD , iGD = CGD · dVGD/dt. (2.65)
A major problem of this model is the inaccuracy caused by the definition of transient
currents in Eq. (2.64) and (2.65). This problem is analyzed as follows. First, by using the
definition of CGS in Eq. (2.61) and CGD in (2.62), expanding Eq. (2.64) and (2.65) yields
iS =
∂QG
∂VGS
dVGS
dt
=
(
∂QS
∂VGS
dVGS
dt
)
+
(
∂QD
∂VGS
dVGS
dt
)
, (2.66)
iD =
∂QG
∂VGD
dVGD
dt
=
(
∂QS
∂VGD
dVGD
dt
)
+
(
∂QD
∂VGD
dVGD
dt
)
. (2.67)
For comparison, expanding Eq. (2.59) and (2.60) yields
iS =
dQS
dt
=
(
∂QS
∂VGS
dVGS
dt
)
+
(
∂QS
∂VGD
dVGD
dt
)
, (2.68)
iD =
dQD
dt
=
(
∂QD
∂VGS
dVGS
dt
)
+
(
∂QD
∂VGD
dVGD
dt
)
. (2.69)
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The iS in Eq. (2.66) includes component
(
∂QD
∂VGS
dVGS
dt
)
, which should not be a component of
iS, as indicated in Eq. (2.68). It is actually a component of iD, as indicated in Eq. (2.69).
Besides, the iS in Eq. (2.66) does not include component
(
∂QS
∂VGD
dVGD
dt
)
, which should be
included in iS, as shown in Eq. (2.68). Similar analysis applies to iD. Therefore, the
definitions of iS and iD respectively in Eq. (2.64) and (2.65) are inappropriate.
Besides, capacitance-based dynamic model has charge non-conservation problem [28–
30]. It occurs when using iC = C(V ) · dVdt (see Eq. (2.64) and (2.65)) in numerical
computation (e.g., in circuit simulation) to calculate transient current acrose a voltage-
dependent nonlinear capacitor. More detailed analysis can be found in [28–30].
The capacitance-based dynamic model shown above is also not smooth. If VGS(D) < VT ,
term
(
VGS(D) − VT
)
in the bracket of Eq. (2.61) ((2.62)) must be fixed at zero to guarantee
the validity of the formulas. Therefore, Eq. (2.61) ((2.62)) is a piecewise function and has
a corner at VGS(D) = VT . At this corner, the discontinuity of the first-order derivative of
Eq. (2.61) ((2.62)) may result in convergence problem in circuit simulation.
2.4.3 Frequency Dispersion Effect
The C-V measurement results of a-Si:H TFT are dependent on measurement frequency.
The apparent capacitance observed from measurement data decreases when frequency is
increased. This is called frequency dispersion effect [13]. It is caused by the resistances of
channel and contact and the finite carrier trapping/detrapping speed of a-Si:H. It can be
modeled by adding equivalent access resistors in series with transient current sources [30]
or channel capacitors [13]. Access resistor is modeled as a fraction of channel resistance:
Rx,S =
Rch
KSS
∣∣∣∣
VDS=0
, Rx,D =
Rch
KSS
∣∣∣∣
VDS
, (2.70)
where
Rch =
(
dIDS
dVDS
)−1 ∣∣∣∣
VGS ,VDS
(2.71)
is the small-signal resistance of entire channel, and KSS is an empirical parameter, which
can be extracted from C-V measurement data [13].
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2.5 Improved Charge-Based Dynamic Model
2.5.1 Motivations
As discussed in section 2.4.2, capacitance-based dynamic models of a-Si:H TFT have draw-
backs including: (1) inaccuracy problems caused by the inappropriate definitions of tran-
sient currents; (2) charge non-conservation problem; and (3) convergence problem in circuit
simulation. A charge-based dynamic model is more preferable because it does not have
the first two problems. However, as mentioned at the end of section 2.4.1, conventional
charge-based dynamic models are not smooth, resulting in convergence problem in circuit
simulation. Besides, conventional dynamic models assume a fixed channel length and a
fixed KSS. However, C-V measurement results indicate that they are dependent on gate
voltage. Therefore, an improved charge-based dynamic model was developed in this re-
search. It is smooth with respect to bias voltages so as to improve simulation convergence.
Besides, it takes into account the dependence of channel length and KSS on gate voltage.
2.5.2 Channel Length Extension
By carefully comparing Figure 2.21(a), 2.22(a), 2.23(a), and 2.24(a), one can see that under
the same measurement condition, channel capacitance is not strictly proportional to Lmask.
When Lmask is reduced, the observed channel capacitance is larger than the one estimated
by assuming channel capacitance is strictly proportional to Lmask. This discrepancy is
relatively more significant when Lmask is shorter. The extra channel capacitance can be
explained by taking into account effective channel length extension ∆LCVtot :
LCVtot = Lmask + ∆L
CV
tot , (2.72)
where
∆LCVtot = ∆L
CV
const + ∆L
CV
S,var + ∆L
CV
D,var. (2.73)
∆LCVconst is independent from bias condition, and ∆L
CV
S(D),var is dependent on VGS(D) on
source (drain) side. The superscript “CV ” in a item indicates that the item is associated
to C-V characteristics and is used in dynamic model. As a first-order estimation, assuming
∆LCVtot = Ratio
∆L
CV/IV ·∆LIVtot , where Ratio∆LCV/IV is an empirical parameter, Eq. (2.36) yields
∆LCVtot = Ratio
∆L
CV/IV ·
(
∆LIVconst + ∆L
IV
S,var + ∆L
IV
D,var
)
. (2.74)
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Ratio∆LCV/IV can be extracted from measurement results. Since Lmask and ∆L
IV
const are
constant, the constant component of LCVtot is
LCVconst = Lmask + Ratio
∆L
CV/IV ·∆LIVconst. (2.75)
Besides, the comparison between Eq. (2.73) and (2.74) indicates that
∆LCVS(D),var = Ratio
∆L
CV/IV ·∆LIVS(D),var. (2.76)
Eq. (2.75) and (2.76) are used to calculate channel charges in the following section.
2.5.3 Channel Charge Components
As aforementioned, to avoid the convergence problem in circuit simulation, a desirable
dynamic model should be continuous and smooth with respect to bias voltages. To obtain
such a model, the formula of VGC(x) shown in Eq. (2.52) should be used to substitute
the VGS in the formula of Ci,eff shown in Eq. (2.63). Then, the modified formula of
Ci,eff in Eq. (2.63) should be used to replace Ci,eff in Eq. (2.49) and (2.50). However, the
derived integrals are too complicated to be solved analytically. Therefore, an approximation
method is used as follows. Note that, channel charges are directly controlled by VGSch and
VGDch (indicated in Figure 2.4), instead of VGS and VGD.
Total channel charge has two parts: the part associated to LCVconst and the part associated
to ∆LCVS(D),var. The first part is derived as follows. Denote Q
const
G |VGSch=VGDch as the gate-
to-channel charge associated to LCVconst when VGSch = VGDch . To derive a continuous and
smooth formula of QconstG |VGSch=VGDch , the formula of Ci,eff in Eq. (2.63) is used in the
following integral:
QconstG |VGSch=VGDch =
∫ VGSch
−∞
Ci,eff WL
CV
const dVGSch (2.77)
= Ci WL
CV
const V
eff,CV
GSch,T
, (2.78)
where
V eff,CVGSch,T = η0Vth ln
[
1 +
1
2
exp
(
VGSch − VT
η0Vth
)]
. (2.79)
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Using QconstG |VGSch=VGDch derived in Eq. (2.78) to replace QG|VGS=VGD in Eq. (2.53)-(2.55)
yields the formulas of the charge components associated to LCVconst:
QconstS = Q
const
G |VGSch=VGDch
(
4
15
)(
β3v + 2β
2
v + 3βv +
3
2
(βv + 1)
2
)
· (−1) , (2.80)
QconstD = Q
const
G |VGSch=VGDch
(
4
15
)(
1 + 2βv + 3β
2
v +
3
2
β3v
(βv + 1)
2
)
· (−1) , (2.81)
QconstG = Q
const
G |VGSch=VGDch
(
2
3
)(
β2v + βv + 1
βv + 1
)
= − (QS +QD) , (2.82)
where
βv = V
eff,CV
GSch,T
/V eff,CVGDch,T , (2.83)
and V eff,CVGDch,T is defined as
V eff,CVGDch,T = η0Vth ln
[
1 +
1
2
exp
(
VGDch − VT
η0Vth
)]
, (2.84)
which prevents a negative (VGDch − VT ) from invaliding the above formulas.
The part of channel charge associated to ∆LCVS(D),var is estimated as follows. Denote
V ∆LT as the value of VGSch(Dch) beyond which ∆L
IV
S(D),var starts to increase with VGSch(Dch).
When VGSch(Dch) = V
∆L
T , ∆L
IV,linear
var = ∆L
IV
const, so V
∆L
T =
(
∆LIVconst −∆LIV,intcptvar
)
/SIV∆L.
Therefore, the part of channel charge associated to ∆LCVS(D),var is expressed as
QvarS(D) = −
∫ VGS(D)
V ∆LT
CiW∆L
CV
S(D),vardVGSch(Dch) (2.85)
≈ −1
2
CiW∆L
CV
S(D),var ·
(
VGSch(Dch) − V ∆LT
)
. (2.86)
Using Eq. (2.76), (2.35), and (2.34), it can be proved that QvarS(D) → 0 when VGSch(Dch) →
−∞, so the approximation in Eq. (2.86) does not affect simulation convergence. The total
transient current at source (drain) is calculated as
iSch(Dch) =
d
(
−QconstS(D) −QvarS(D)
)
dt
(2.87)
and implemented as the current sources in device model, as illustrated in Figure 2.4.
44
2.5.4 Overlap Capacitance
As shown in Figure 2.4, a simple capacitor CovGS(D) = CovWLov,S(D) is used to model the
overlap capacitance between gate and source (drain). Cov is the effective capacitance per
unit area in overlap region, and Lov,S(D) is the overlap length on source (drain) side. The
transient current associated to source (drain) overlap capacitor is calculated as
iovS(D) = C
ov
GS(D)
dVGSint(Dint)
dt
, (2.88)
where VGSint(Dint) is the voltage difference between gate (G) and internal node at source
(drain), i.e., Sint (Dint). Since C
ov
GS(D) is independent from bias voltages, using Eq. (2.88)
in dynamic model does not cause charge non-conservation problem.
2.5.5 Access Resistors
In this thesis, FSS is defined as FSS = 1/KSS. FSS is the ratio of access resistor to the
resistance of intrinsic channel. The value of FSS can be extracted from measurement data,
as discussed in section 2.6.3. The extracted values of FSS are dependent on gate voltage,
as shown in Figure 2.20(a). If VGS is lower than VT , TFT is OFF, so a minimal part of
channel is involved in dynamic operation. If VGS is relatively high, TFT is ON, so a larger
part of channel is involved in dynamic operation. Since the dependence of FSS on VGS
is similar to that of channel capacitance on VGS (e.g., see Figure 2.19(b)), an empirical
model, which is similar to Eq. (2.63), is defined for FSS in this thesis:
1
KSS
, FSS =
FMax-MinSS(
1 + Fp1 exp
[
−(VGS−Fp3)
Fp5
]
+ Fp2 exp
[
−(VGS−Fp4)
Fp6
]) + FMinSS , (2.89)
where Fp1,2,...,6, F
Max-Min
SS , and F
Min
SS are empirical parameters. Then, access resistors Rx,S
and Rx,D are calculated by using following formulas:
Rabch =
(
dIab
dVDintSint
)−1 ∣∣∣∣
VGSint ,VDintSint
, (2.90)
Rleakch =
(
dIleak
dVDS
)−1 ∣∣∣∣
VGS=0,VDS=0
, (2.91)
Rch =
RabchR
leak
ch
Rabch +R
leak
ch
, (2.92)
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Rx,S = Fss ·Rch|VDintSint=0, (2.93)
Rx,D = Fss ·Rch. (2.94)
Note that Rch|VDintSint=0 is the value of Rch calculated by using Rleakch and Rabch|VDintSint=0 .
2.6 Parameter Extraction for Dynamic Model
2.6.1 TFT Samples and Measurement Setup
The a-Si:H TFT samples used in C-V measurements were the same ones used in I-V
measurements (see section 2.3.2). The capacitance between the gate and source of a-Si:H
TFT for VDS = 0 V was measured by using various frequencies at room temperature (23
◦C). Since VDS = 0 V, the source side and drain side of TFT are symmetrical, so the
investigation on only source side is sufficient. Besides, since there is no static current
between source and drain, there is no voltage drop across RS. Therefore, VGS = VGSint .
The impendence between the gate and source of a-Si:H TFT was measured by using
Agilentr 4284 LCR meter and a Cascader Summitr 12000 probe station. During C-
V measurements, LCR meter was set to “CS-RS” mode, in which it uses an equivalent
capacitor (CeqGS) and an equivalent resistor (R
eq
S ) connected in series to model the measured
impendence between the gate and source of a-Si:H TFT, as illustrated in Figure 2.18(a).
Static voltage sweeping was carried out in C-V measurements. Gate voltage was set at
virtual ground level. The static voltages at source and drain were kept equal to each other
(i.e., VDS = 0 V) while they were being swept. After a static bias voltage was assigned to
source and drain, LCR meter applied a sinusoidal voltage signal to source. By using the
measured amplitude and phase angle of gate transient current and the equivalent model
shown in Figure 2.18(a), LCR meter calculates and reports the values of CeqGS and R
eq
S .
2.6.2 CovGS, CGSch, and Rx,S
The source side of the a-Si:H TFT model improved in this research (see Figure 2.4) is
redrawn in Figure 2.18(b). Note that transient current source iSch is replaced by CGSch for
the convenience of following discussion. The model shown in Figure 2.18(b) is different
from the one used inside LCR meter (see Figure 2.18(a)), so the data of CeqGS and R
eq
S
obtained from LCR meter can not be directly used in the proposed model. Therefore, a
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Figure 2.18: Dynamic models: (a) used in Agilentr 4284 LCR meter (CS-RS mode), and
(b) used in this thesis for parameter extraction.
parameter extraction method was developed in this research by linking the proposed model
to the one used in LCR meter. The impendence between G and S in Figure 2.18(b) is
ZGS =
[ 1/ (sCGSch) +Rx,S ] / (sC
ov
GS)
[ 1/ (sCGSch) +Rx,S ] + 1/ (sC
ov
GS)
+RS (2.95)
=
Rx,S C
2
GSch
(CovGS + CGSch)
2 + (CovGS CGSch Rx,S ω)
2 +RS
− j (C
ov
GS + CGSch) + (CGSch Rx,S ω)
2CovGS
ω
[
(CovGS + CGSch)
2 + (CGSch Rx,S ω)
2CovGS
2
] (2.96)
= ReqS − j
1
ωCeqGS
. (2.97)
Therefore, ReqS and C
eq
GS are the functions of ω (= 2pif):
ReqS =
Rx,SC
2
GSch
(CovGS + CGSch)
2 + (CovGS CGSch Rx,S ω)
2 +RS, (2.98)
CeqGS =
(CovGS + CGSch)
2 + (CGSch Rx,S ω)
2CovGS
2
(CovGS + CGSch) + (CGSch Rx,S ω)
2CovGS
, (2.99)
Parameters CovGS, CGSch , and Rx,S were extracted from measurement data by using Eq.
(2.99). First, since Eq. (2.99) reduces to CeqGS = C
ov
GS if CGSch is zero, C
ov
GS was extracted
as the average of the values of CeqGS when TFT is OFF, which is C
ov
GS = 0.482 pF. Since
CovGS = CovWLov,S (see section 2.5.4), Cov = 19.3 nF/cm
2. Then, for each given VGS,
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Figure 2.19: Extracted data (symbols) and fitted model (curves) of (a) CeqGS vs. Frequency,
top to bottom: VGS = 20, 15, 10, 5, 4, ..., 0 V; (b) C
eq
GS (thin) and (CGSch + C
ov
GS) (thick)
vs. VGS, top to bottom: Frequency = 500, 1 k, 5 k, ..., 1 MHz. Lmask = 50 µm.
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CGSch and Rx,S were extracted by fitting Eq. (2.99) to the measurement data of C
eq
GS
vs. Frequency. For illustration, the extraction of CGSch and Rx,S for Lmask = 50 µm is
presented in Figure 2.19(a). The plot is redrawn in Figure 2.19(b) as CeqGS vs. VGS. The
extracted values of (CGSch + C
ov
GS) are indicated as the thick symbols in Figure 2.19(b).
2.6.3 FSS
FSS was calculated by using FSS = Rx,S/(Rch|VDintSint=0), which was derived from Eq.
(2.93). The data of Rx,S vs. VGS was extracted as described in section 2.6.2. The data of
Rch|VDintSint=0 vs. VGS was obtained by using Eq. (2.90)-(2.92). Eq. (2.89) was fitted to the
calculated data of FSS vs. VGS to extract the parameters in Eq. (2.89). For illustration,
the fitted model of FSS for Lmask = 50 µm is presented as the curve in Figure 2.20(a), for
which the extracted values are Fp1 = 11.83, Fp2 = 0.717, Fp3 = 2.33 V, Fp4 = 0.127 V,
Fp5 = 1.15 V, Fp6 = 24.39 V, F
Max-Min
SS = 0.353, and F
Min
SS = 7.20× 10−8.
2.6.4 Ci, η0, VT , and Ratio
∆L
CV/IV
The extracted data of CGSch vs. VGS was used to extract Ci, η0, VT , and Ratio
∆L
CV/IV . CGSch
is the sum of two capacitance components: (1) the part associated to (LCVconst/2), and (2)
the part associated to ∆LCVS,var. Therefore, the formula of CGSch was derived as follows:
CGSch = Ci,effWL
CV
const/2 + CiW∆L
CV
S,var (2.100)
=
CiW
(
Lmask + Ratio
∆L
CV/IV ·∆LIVconst
)
/2
1 + 2 exp
[
−(VGSch−VT )
η0Vth
] + CiW (Ratio∆LCV/IV ·∆LIVS,var) . (2.101)
Note that the data of ∆LIVconst and ∆L
IV
S,var vs. VGS is already extracted in section 2.3.3.
For a given Lmask, Eq. (2.101) is fitted to the extracted data of CGSch vs. VGS to extract
Ci, η0, VT , and Ratio
∆L
CV/IV . For illustration, the data and fitted model for Lmask = 50 µm
are presented as the thick symbols and curve in Figure 2.19(b), for which the extracted
values are Ci = 14.7 nF/cm
2, η0 = 30.93, VT = 1.97 V, and Ratio
∆L
CV/IV = 1.001.
2.6.5 Empirical Model of V CVT
The value of VT extracted from C-V measurement data and used in dynamic model is
denoted as V CVT . It may not be equal to VT , which is the threshold voltage extracted from
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Figure 2.20: Extracted data (symbols) and fitted model (curve or line) of (a) FSS vs. VGS
for Lmask = 50 µm, and (b) V
CV
T vs. 1/Lmask.
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I-V measurement data (see section 2.3.4). V CVT is lower for a shorter Lmask, as shown
in Figure 2.20(b). This dependence could be explained as follows. For a shorter Lmask,
channel resistance is smaller, so Rx,S is smaller. Therefore, when VGS is close to VT , the
measured CeqGS is significantly larger (refer to Eq. (2.99)) than its expected value when
assuming CeqGS is strictly proportional to Lmask. As a result, when Lmask is shorter, the
measured CeqGS starts to increase with VGS at a lower VGS, so V
CV
T is lower. More in-
depth investigations are need to further clarify the mechanism of this phenomenon. For
practical consideration, to facilitate the usage of dynamic model in circuit simulation, the
dependence of V CVT on Lmask is empirically modeled by using
V CVT = SVT /Lmask + V
CV,intcpt
T , (2.102)
where SVT and V
CV,intcpt
T are fitting parameters, whose values were extracted by fitting Eq.
(2.102) to the data shown in Figure 2.20(b): SVT = −1.11 × 10−5 V/m, V CV,intcptT = 2.22
V. V CVT is used to replace VT in Eq. (2.79) and (2.84) when they are implemented in the
model file of a-Si:H TFT for circuit simulation.
2.6.6 Parameter Optimization and Model Verification
To further improve the accuracy of dynamic model, the values of the parameters used
in dynamic model were optimized for the globally best fitting of dynamic model to C-
V measurement data for various Lmask. The optimized values of parameters are Ci =
14.9 nF/cm2, η0 = 36.96, Ratio
∆L
CV/IV = 0.892, Fp1 = 12.02, Fp2 = 1.90, Fp3 = 2.48 V,
Fp4 = 0.0947 V, Fp5 = 0.792 V, Fp6 = 18.44 V, F
Max-Min
SS = 0.5, F
Min
SS = 5.41 × 10−7,
SVT = −1.11 × 10−5 V/m and V CV,intcptT = 2.22 V. For Lmask = 100, 50, 20, and 10 µm,
the dynamic model improved in this research is verified by the comparison between the
C-V measurement data and the fitted model when using the optimized parameter values,
as shown in Figure 2.21, 2.22, 2.23, and 2.24, respectively.
2.7 Summary
For the static model and parameter extraction of a-Si:H TFT, the contributions made in
this research are summarized as follows. (1) The gate-voltage dependence of contact resis-
tance and channel length extension was extracted by using an improved method, described
by using empirical models, and incorporated in static model. (2) A new method to extract
γ, VT , and VAA was developed to correct the inaccuracy caused by gate-voltage-dependent
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Figure 2.21: Measurement data (symbols) and fitted model (curves) of (a) CeqGS vs. VGS,
top to bottom: Frequency = 500, 1 k, 5 k, ..., 1 MHz; (b) CeqGS vs. Frequency, top to
bottom: VGS = 20, 15, 10, 5, 4, ..., 0 V. Lmask = 100 µm.
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Figure 2.22: Measurement data (symbols) and fitted model (curves) of (a) CeqGS vs. VGS,
top to bottom: Frequency = 500, 1 k, 5 k, ..., 1 MHz; (b) CeqGS vs. Frequency, top to
bottom: VGS = 20, 15, 10, 5, 4, ..., 0 V. Lmask = 50 µm.
53
−5 0 5 10 15 20
0.4
0.6
0.8
1
1.2
1.4
1.6
x 10−12
VGS (V)
C G
S
e
q
 
(F
)
CGS
eq
 vs VGS for different Freq. VDS=0V, Lmask=20um
(a)
103 104 105 106
0.4
0.6
0.8
1
1.2
1.4
1.6
x 10−12
Freq (Hz)
C G
S
e
q
 
(F
)
CGS
eq
 vs Freq for different VGS, VDS=0V, Lmask=20um
(b)
Figure 2.23: Measurement data (symbols) and fitted model (curves) of (a) CeqGS vs. VGS,
top to bottom: Frequency = 500, 1 k, 5 k, ..., 1 MHz; (b) CeqGS vs. Frequency, top to
bottom: VGS = 20, 15, 10, 5, 4, ..., 0 V. Lmask = 20 µm.
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Figure 2.24: Measurement data (symbols) and fitted model (curves) of (a) CeqGS vs. VGS,
top to bottom: Frequency = 500, 1 k, 5 k, ..., 1 MHz; (b) CeqGS vs. Frequency, top to
bottom: VGS = 20, 15, 10, 5, 4, ..., 0 V. Lmask = 10 µm.
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contact resistance and channel length extension. (3) The extractions of λ and msat were
improved by taking into account contact resistance. (4) A new extraction method of αsat
was developed to correct the inaccuracy caused by gate-voltage-dependent contact resis-
tance, channel length extension, and channel length modulation. (5) The dependence of λ
on Lmask is described by using an empirical model.
For the dynamic model and parameter extraction of a-Si:H TFT, the contributions
made in this research are summarized as follows. (1) Charge-based dynamic model was
improved to improve its convergence in transient simulation. (2) Channel length extension
is taken into account to improve model accuracy, especially for short-channel TFTs. (3) A
method was developed to extract the parameter values needed in the improved dynamic
model. (4) The dependence of FSS on gate voltage is described by using an empirical
model. (5) The dependence of V CVT on Lmask is described by using an empirical model.
The presented static model of a-Si:H TFT was implemented by using Verilog-A Hard-
ware Description Language. The presented parameter extraction methods were implement-
ed by using MATLABr programming language. The accuracy of the model and parameter
extraction methods is verified by measurement results. For above-threshold I-V charac-
teristics, typical relative errors between simulation and measurement results are less than
5%. For C-V characteristics, when frequency is high (i.e., > 100 kHz) and VGS is close to
VT , there are large relative errors between model and measurement data. However, this
may not be a major concern in circuit design, since a-Si:H TFTs are not operated in this
region in typical applications. In other cases, relative errors are typically less than 10%.
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Chapter 3
Circuit-Level Aging Simulation of
a-Si:H TFT
A method to simulate the aging of a-Si:H TFT by using circuit simulator is very helpful for
the investigation of the impact of TFT aging on circuit performance and the improvement
of circuit stability. A lot of previous researches were focused on the physical mechanism of
the threshold voltage shift (∆VT ) of a-Si:H TFT. Simple physical models were developed
for some fixed stress conditions. However, in circuit operation, stress conditions may vary
over stress time. Besides, conventional physical models use closed-form analytical formulas.
However, the circuit-level simulation of ∆VT requires transient simulation, which needs the
differential equations of ∆VT . These issues were addressed in this research.
In this chapter, conventional ∆VT models of a-Si:H TFT are reviewed first. Then,
the differential equations derived for the transient simulation of ∆VT are presented. The
influence of the finite response speed of a-Si:H TFT on ∆VT is taken into account. The
effectiveness of the proposed ∆VT simulation method is verified by measurement results.
3.1 Review of ∆VT Models
3.1.1 Constant Voltage Stress
The aging of a-Si:H TFT under gate voltage stress is a primary issue for its applications.
Typically, it can be characterized as threshold voltage shift (∆VT ), which can be attribut-
ed to two mechanisms: (1) the defect state creation in active layer and (2) the charge
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trapping in gate dielectric [11, 12]. The dominance of these two mechanisms depends on
stress condition. Charge trapping dominates under high gate voltage stress, while defect
state creation dominates under low/medium gate voltage stress (e.g., |VGS| < 30 ∼ 50 V,
depending on gate dielectric quality) [11, 12, 33–37]. Since the gate voltages of the a-Si:H
TFTs used in AMOLED displays are typically low/medium, defect state creation is the
dominant ∆VT mechanism of the a-Si:H TFTs used in AMOLED displays.
Positive (negative) gate stress voltage leads to positive (negative) ∆VT and therefore
decreased (increased) IDS [38]. A-Si:H TFTs are used as switches in their conventional
applications (e.g., LCD displays). Comparing to total operation time, the time during
which a switch TFT is ON (i.e., being applied with an above-threshold gate voltage) is
negligible, so the ∆VT of a-Si:H TFT in those conventional applications is not significant.
However, in AMOLED displays, a-Si:H TFTs are used as drive TFTs, which drive OLED
currents, as well as switch TFTs. Drive TFTs are always or mostly ON when AMOLED
display operates, so their aging is much more significant than that of switch TFTs. Besides,
different stress histories result in different ∆VT in different pixels, so the uniformity of pixel
performance across a display panel may degrade over stress time.
Charge Trapping
The charge trapped in a-SiNx:H gate dielectric causes ∆VT . Charge trapping is dependent
on N/Si ratio. A larger N/Si ratio results in less trapping states in a-SiNx:H and thus a
smaller ∆VT caused by the charge trapped in a-SiNx:H. Therefore, for a larger N/Si ratio,
charge trapping dominates only under a higher gate voltage [36,37,39,40].
Charge trapping occurs at a-SiNx:H/a-Si:H interface and in the bulk of a-SiNx:H near
the interface [41]. a-SiNx:H has a high defect density [38]. When a gate voltage is applied,
the energy barrier between the charge in the states near the band edge of a-Si:H and
the trapping states in a-SiNx:H is lowered, so charge tunnels from a-Si:H into a-SiNx:H.
Tunneling charge is first trapped in the states at a-SiNx:H/a-Si:H interface, and then moves
to and is trapped in the states in the bulk of a-SiNx:H for a longer stress time, a higher
stress voltage, and/or a higher temperature [41].
Defect Creation/Removal
For a-Si:H TFT with nitride-rich a-SiNx:H gate dielectric and low/medium gate voltage,
defect state creation/removal in a-Si:H near a-Si:H/a-SiNx:H interface is the dominant ∆VT
mechanism [11,33–37,42–44]. If a positive VGS > VT is applied, electrons are accumulated
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in a-Si:H near the interface. Some weak Si-Si bonds are broken by the accumulated elec-
trons and become dangling bonds (i.e., defects states) [12]. The created defect states are
distributed in the lower part of the band gap of a-Si:H and trap the electrons from conduct
band tail states. Since the density of electrons in conduction band tail states is reduced,
there is a decrease of IDS, which can be characterized as a positive ∆VT . If a negative gate
voltage is applied, holes are accumulated in a-Si:H near the interface, so some defect states
are removed from the lower part of band gap [34, 35]. Since less electrons are trapped in
defect states, there is a increase of IDS, which can be characterized as a negative ∆VT .
Several models were developed by previous researchers to describe the ∆VT caused by
the defect state creation/removal under constant voltage stress. A widely used ∆VT model
is stretched exponential model:
∆VT =
(
VGS − V initT
){
1− exp
[
−
(
t
τst
)βst]}
, (3.1)
where V initT is the initial VT of a fresh TFT before aging test, t is stress time, τst is
characteristic time constant, and βst is stretched exponential exponent. τst and βst are
dependent on gate voltage polarity, temperature, and process technology. The value of
βst is about 0.5 for above-threshold gate stress voltage, and 0.3 for negative gate stress
voltage [38]. Eq. (3.1) can be approximated by a power-law ∆VT model if t τst [36,38]:
∆VT =
(
VGS − V initT
)( t
τst
)βst
. (3.2)
In addition, previous researchers also observed that ∆VT has a power-law dependence on
gate stress voltage [38,45–55]. It can be modeled as
| ∆VT |= A |VGS − V initT |αst tβst , (3.3)
where A, αst, and βst are dependent on gate voltage polarity [38]. For above-threshold
gate voltage, the range of αst is about 1 ∼ 2. For negative gate voltage, the range of αst
is about 3 ∼ 4 [45]. The comparison between Eq. (3.2) and Eq. (3.3) indicates that τst is
dependent on |VGS − V initT | [38, 54]. The dependence can be expressed as
τst =
1
A1/β
∣∣VGS − V initT ∣∣ 1−αstβ . (3.4)
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Effect of Drain Stress Voltage
The ∆VT models discussed above are based on the assumption that VDS = 0 V. This may be
a reasonable assumption for the switch TFTs used in AMLCD and AMOLED displays. In
contrast, the drive TFTs of OLEDs in AMOLED displays are biased in saturation region,
where VDS 6= 0 V. Therefore, the dependence of ∆VT on VDS is discussed as follows.
For low/medium above-threshold gate stress voltage, the dependence of ∆VT on VDS
is explained by relating ∆VT to the profile of local density of mobile electrons along the
channel of a-Si:H TFT [27,55–57]. When a n-channel a-Si:H TFT is ON, the local ∆VT in
channel is proportional to local defect density, and the increase rate of local defect density
is proportional to the local density of mobile electrons. The ∆VT extracted from I-V
characteristics is an average of the ∆VT profile along channel. The influence of different
VDS levels on ∆VT is discussed as follows [27,55–57].
• If VGS > VT and VDS = 0 V, mobile electron density, defection creation, and therefore
∆VT , are uniform along channel, so the extracted ∆VT has a maximum value.
• If VGS is kept the same, but VDS > 0 V, mobile electron density, defection creation,
and therefore ∆VT are reduced near drain, so the extracted ∆VT is smaller.
• If VDS is so high that TFT is in saturation region, the mobile electrons at a-Si:H/a-
SiNx:H interface exist in channel only between source and pinch-off point. From
pinch-off point to drain, electrons are not concentrated at the interface. Therefore,
defect creation is limited in the part of channel between source and pinch-off point.
• If VDS is further increased, pinch-off point moves towards source, so defect creation is
more limited toward the source side of channel. Besides, when TFT is in saturation
region, pinch-off point location and channel electron density do not vary significantly
with VDS, so the extracted ∆VT is not significantly dependent on VDS.
To take into account the dependence of ∆VT on VDS for the a-Si:H TFT stressed by above-
threshold gate voltage in linear region, the authors of [56] modified Eq. (3.3) as
∆VT = A
(
VGS − V initT
)
tβst
(
QG
QG,0
)
, (3.5)
where αst = 1 is assumed. In Eq. (3.5), QG,0 is the channel charge when VDS = 0 V:
QG,0 = CiWL (VGS − VT ) , (3.6)
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which is the maximum channel charge for a given VGS, because channel is uniform when
VDS = 0 V. Besides, QG is the channel charge when VGS and VGD are both higher than VT :
QG =
2
3
CiWL
(VGS − VT )3 − (VGD − VT )3
(VGS − VT )2 − (VGD − VT )2
, (3.7)
where Ci is the gate dielectric capacitance per unit area, and W and L are channel width
and length, respectively [58]. If VGD → VGS, QG/QG,0 → 1, Eq. (3.5) reduces to Eq. (3.3).
If VGD → VT , QG/QG,0 → 2/3. If VGD is further reduced beyond VT , TFT is stressed in
deeper saturation region, QG/QG,0 remains as 2/3 [56].
The dependence of ∆VT on VDS when n-channel a-Si:H TFT is stressed by negative
gate voltage is mentioned in [50], but is not deeply investigated in literatures.
∆VT under Zero Voltage Stress
After gate stress voltage is removed, the density of defect states reduces, and the charge
trapped in defect states de-traps [38, 59], so VT recovers toward its initial value of fresh
a-Si:H TFT. This behavior of VT is described by using a stretched exponential model:
VT = [VT (0)− VT (∞)] · exp
[
−
(
t
τrex
)βrex]
+ VT (∞) , (3.8)
where VT (0) and VT (∞) are the values of VT at the beginning of relaxation phase and after
infinite time, respectively, and βrex and τrex are empirical parameters [59]. As presented
in [59], at temperature 403 K and after long enough relaxation time, VT eventually comes
back to its initial value of fresh a-Si:H TFT, i.e., VT (∞) = V initT .
3.1.2 Step-Increasing Voltage Stress
A step-increasing gate stress voltage is shown in Figure 3.1 [54]. A method to predict the
∆VT for this stress condition is presented in [54]. Based on Eq. (3.1), f (VGS, t) is defined:
f (VGS, t) = ∆VT =
(
VGS − V initT
){
1− exp
[
−
(
t
τst
)βst]}
, (3.9)
where τst is defined essentially the same to Eq. (3.4):
τst = Kst
∣∣VGS − V initT ∣∣ 1−αstβst . (3.10)
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Figure 3.1: Diagram for a step-increasing gate stress voltage.
In this method, ∆VT,1, which is the ∆VT at t = t1, is calculated by using Eq. (3.9). When
calculating ∆VT,2, which is the ∆VT at t = t2, t1 is replaced by effective time t
eff
st,1, which
is the t calculated by using VGS,2 and ∆VT,1 in the inverse function of Eq. (3.9):
teffst,1 = f
−1 (VGS,2, ∆VT,1) . (3.11)
Then, by using teffst,1 and VGS,2 in Eq. (3.9), ∆VT,2 is calculated as
∆VT,2 = f
[
VGS,2, t
eff
st,1 + (t2 − t1)
]
. (3.12)
Eq. (3.11) and (3.12) are generalized respectively as
teffst,(n−1) = f
−1 [VGS,(n),∆VT,(n−1)] , (3.13)
∆VT,(n) = f
[
VGS,(n), t
eff
st,(n−1) + (tn − tn−1)
]
. (3.14)
which are used iteratively to calculate the ∆VT at t = tn (i.e., ∆VT,(n)) [54].
3.1.3 Regular Pulse Voltage Stress
Dependence on Frequency
In a period of unipolar pulse gate stress voltage applied to a-Si:H TFT, there are two phases:
stress phase (i.e., VGS 6= 0 V) and relaxation phase (i.e., VGS = 0 V). The duration of stress
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phase is pulse width. The ratio of the duration of stress phase to that of relaxation phase
is duty ratio. For a given duty ratio, pulse width is inversely proportional to frequency.
The dependence of the ∆VT of a-Si:H TFT on frequency depends on the polarity of pulse
gate stress voltage [38,60]. If a-Si:T TFT is stressed by a positive pulse gate voltage, only
if frequency is not too high, ∆VT is essentially independent from frequency [38, 60]. In
contrast, if it is stressed by a negative pulse gate voltage, |∆VT | decreases when frequency
is increased, and vanishes when frequency is high enough [38].
The frequency-dependence of ∆VT is due to RC-delay effect [38, 60]. This is because
|∆VT | depends on the density of mobile charge in channel, and charging/discharging chan-
nel is not instantaneous. RC-delay effect can be modeled by an equivalent circuit proposed
in [38], which yields the formula of the voltage across gate dielectric in stress phase:
Vi = VG
[
1− Ci
Cs + Ci
· exp
( −t
τRC
)]
, (3.15)
where τRC is time constant:
τRC = RS (CS + Ci) , (3.16)
VG is gate voltage, Ci is gate dielectric capacitance, CS and RS are the capacitance and
resistance between source and a-Si:H/a-SiNx:H interface, and t is time [38].
When a positive pulse gate voltage is applied to a-Si:H TFT, since (1) contacts operate
as ohmic resistors with relatively low resistance and (2) channel is formed and therefore
its resistance is relatively low, RS is small. Therefore, τRC is small (e.g., τRC is around
1 µs for channel length 10 µm [38]), and electrons can rapidly charge/discharge channel.
Only if frequency is not too high (e.g. below 100 kHz [60]) and duty ratio is not too
small, the internal stress voltage across gate dielectric (i.e., Vi) is approximately equal
to external stress voltage (i.e., VG), so the density of electrons accumulated at a-Si:H/a-
SiNx:H interface in stress phase is not significantly dependent on pulse width. Therefore,
∆VT is approximately independent from frequency [38,60].
When a negative gate voltage is applied to a-Si:H TFT in stress phase, holes are attract-
ed from contacts to channel. However, it is hard to collect holes from n+ nc-Si contacts.
Contacts act like reverse-biased diodes [17], preventing holes from rapidly charging chan-
nel. Therefore, in stress phase, the magnitude of Vi is much smaller than that of VG. RS
is large, so is τRC (e.g., τRC is on the order of 10
−2 s in [38]). For a given duty ratio,
when frequency is higher than a certain level (e.g. tens Hz in [38, 60]), pulse width is too
short for enough holes to be collected at a-Si:H/a-SiNx:H interface to cause a significant
∆VT . In contrast, in relaxation phase, gate stress voltage is removed, and holes leave from
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channel. In this case, it is easy to collect electrons from n+ nc-Si layer. Contacts act like
forwarded-biased diodes, allowing holes to rapidly leave from channel, so ∆VT mechanism
rapidly stops. Therefore, when a-Si:H TFT is stressed by a negative pulse gate voltage, it
is hard for holes to enter channel to cause ∆VT in stress phase, but easy to for them to
leave from channel to stop ∆VT in relaxation phase. As a result, a higher frequency (i.e.,
short pulse width) leads to a smaller |∆VT |.
Dependence on Duty Ratio
Under pulse voltage stress, the dependence of ∆VT on duty-ratio is another important
factor. For a given frequency, a smaller duty ratio results in a smaller ∆VT because of
(1) a shorter stress phase and therefore less time for |∆VT | to increase, and (2) a longer
relaxation phase for ∆VT to recover back toward zero [38,61].
∆VT Model under Regular Pulse Voltage Stress
The ∆VT of the a-Si:H TFT stressed by a bipolar pulse gate voltage is modeled in [50]:
∆VT (t) = ∆V
+
T + ∆V
−
T = ∆V
+
T − |∆V −T | (3.17)
=
∣∣V +GS − V initT ∣∣α+st
{
1− exp
[
−
(
t ·DR
τ+st
)β+st]}
· f+ (VDS)
− ∣∣V −GS − V initT ∣∣α−st
{
1− exp
[
−
(
t · (1−DR)
τ−st
)β−st]}
· f− (VDS) · FPW , (3.18)
where ∆V
+(−)
T is the ∆VT under positive (negative) gate stress voltage, V
+(−)
GS is the positive
(negative) level of gate pulse voltage, t is total stress time, DR is the duty ratio of gate pulse
voltage, (t ·DR) is the effective stress time of above-threshold gate voltage, t · (1−DR) is
the effective stress time of negative gate voltage, and the minus between ∆V +T and |∆V −T |
reflects the fact that VT shifts in opposite directions under positive and negative gate stress
voltages. Besides, f+ (VDS) describes the dependence of ∆V
+
T on VDS:
f+ (VDS) =
2
3
·
(
V +GS − V initT
)3 − (V +GS − VDS − V initT )3(
V +GS − V initT
)2 − (V +GS − VDS − V initT )2 · 1(V +GS − V initT ) , (3.19)
f− (VDS) describes the dependence of ∆V −T on VDS:
f− (VDS) = 1 +
VDS
2 · (V initT − V −GS) , (3.20)
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and FPW describes the dependence of ∆V
−
T on pulse width PW :
FPW = 1− τRC
PW
+
τRC
PW
exp
(
−PW
τRC
)
. (3.21)
Eq. (3.21) is based on the RC-delay model at Eq. (3.15) and (3.16) [38].
To take into account the recovery of ∆VT when gate voltage is zero (i.e., in relaxation
phase), another modified stretched exponential model to describe ∆VT is presented in [61]
∆VT (t) =
(
Veff − V initT
){
1− exp
[
−
(
t
τst
)βst]}
. (3.22)
In this modified model, VGS is replaced by Veff . When total stress time is long enough, in
a cycle of pulse gate voltage, the increase of VT in stress phase is canceled by the decrease
of VT in relaxation phase, so VT saturates at Veff = V
sat
T = (V
init
T + ∆V
sat
T ). Defining T1
and T2 as the durations of stress phase and relaxation phase, respectively:
T1 = 1/f ·DR, (3.23)
T2 = 1/f · (1−DR) , (3.24)
where f is the frequency of pulse gate voltage, the formula of ∆V satT is derived in [61]:
∆V satT
VGS − V initT
=
T β11
T β11 + kT
β2
2
, (3.25)
where k, β1, and β2, are empirical parameters. Eq. (3.22) and (3.25) can be used together
to describe the dependence of ∆VT on the duty ratio of pulse gate stress voltage.
3.1.4 Variable Voltage Stress
In large signal operations (e.g. in AMOLED display), VGS and VDS of a TFT may vary
over time. The authors of [51] developed a method to estimate ∆VT under variable voltage
stress. In this method, a parameter Age is defined as a linear function of stress time. Then,
the increment of Age is calculated by using the following formula:
∆Age (∆ti) =
∫ ti
ti−1
A1/β exp (−EA/βkT )
∣∣VGS − ηVDS − V initT ∣∣α/β dt, (3.26)
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where VGS and VDS are assumed as constant during ∆ti = ti − ti−1. Then, the values of
∆Age are summed together to obtain the total Age at the end of the stress time tstop:
Age (tstop) =
N∑
i=0
∆Age (∆ti) . (3.27)
Finally, Age and ∆VT are extrapolated to estimate the ∆VT at a user-specified time (tage):
∆VT (tage) =
[
tage
tstop
Age (tstop)
]β
. (3.28)
3.1.5 Summary of Conventional ∆VT Models
Several conventional ∆VT models of a-Si:H TFT for different stress conditions are reviewed
in this section. However, these models are not suitable for circuit-level ∆VT simulation:
• Some ∆VT models can be used only for constant stress voltage. However, this stress
condition may not be the case for practical circuits, because the ∆VT of the TFTs
in the circuit may change the stress conditions of those TFTs.
• When stress time goes to infinity, the ∆VT of the TFT stressed by a constant VGS
eventually saturates at a constant level. However, some ∆VT models assume a power-
law or logarithmic dependence on stress time, so they predict that ∆VT eventually
goes to infinity. Therefore, they are not suitable for long-term ∆VT estimation.
• Conventional ∆VT models for pulse voltage stress assume that the magnitude, fre-
quency, and duty ratio of pulse voltage are all fixed for the entire stress time. How-
ever, in a circuit, the ∆VT of TFTs may cause the variations of the magnitude,
frequency, and/or duty ratio of the stress voltages of the TFTs in the circuit, so
those ∆VT models may not be suitable for the simulation of ∆VT in a circuit.
• The accuracy and computational cost of transient simulation depend on the size of
time step. If voltage varies fast, time step should be smaller to guarantee simulation
accuracy. If it varies slowly, time step should be larger to reduce computational cost.
Modern commercial circuit simulators (e.g., Cadencer Spectrer) can automatically
adjust time step for an appropriate trade-off between accuracy and computational
cost, so ∆VT model should be made compatible to such a kind of circuit simulators.
• To maximize the applicability of the method of circuit-level ∆VT simulation, the
method should be based on a widely accepted physics-based ∆VT model. Therefore,
stretched exponential ∆VT model should be used as the basis of ∆VT simulation.
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3.2 Circuit-Level ∆VT Simulation
In this research, considering the aspects listed in section 3.1.5, differential equations of
∆VT were derived and implemented in a model file of a-Si:H TFT, which was used with a
circuit simulator to simulate the ∆VT of a-Si:H TFT by using transient simulation.
3.2.1 Channel RC-Delay Effect
If external stress voltage varies so slow that the charge in the channel of a-Si:H TFT can
fully follow up, external stress voltage is fully applied across gate dielectric, so the dVT/dt
at an arbitrary time instant can be calculated by directly using the formulas derived from
the ∆VT model for constant stress voltage. However, if external stress voltage varies so
fast that channel charge can not fully follow up, the delay inside TFT affects ∆VT .
The delay of the response of channel charge can be modeled by using a simple RC circuit
illustrated in Figure 3.2(a) [38]. It describes the electron/hole accumulation/removal in
channel. The channel charge on source side when TFT is ON is discussed as follows. The
one on drain side can be analyzed in the same way. RS,tot is the total resistance from source
terminal to a-Si:H/a-SiNx:H interface. If TFT is ON, contact region acts like an ohmic
resistor, and RS,tot = R
ON
S,tot. C
S
i and C
S
Si are the capacitances across dielectric and a-Si:H,
respectively, on source side. The following differential equation was derived for V Si :
dV Si
dt
=
VGS − V Si
RONS,tot (C
S
i + C
S
Si)
. (3.29)
When VGS varies, at an arbitrary time instant t, the net charge at a-Si:H/a-SiNx:H interface
on source side (i.e., on node A in Figure 3.2(a)) is
QA = −CSi V Si + CSSi
(
VGS − V Si
)
. (3.30)
If VGS is constant and equal to
(−QA/CSi ), V SSi = 0 V, V Si = VGS, so the net charge on
node A is also QA. Therefore, the net charge on node A induced by variable VGS is the
same to the one induced by constant VGS = −QA/CSi . So, V effGS is defined so that
CSi V
eff
GS = −QA = CSi V Si − CSSi
(
VGS − V Si
)
. (3.31)
Substituting the expression of V Si derived from Eq. (3.31) into (3.29) yields the differential
equation to describe the dependence of V effGS on VGS
dV effGS
dt
≈ VGS − V
eff
GS
RONS,tot (C
S
i + C
S
Si)
. (3.32)
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Figure 3.2: Model the influence of RC-delay (source side) on ∆VT : (a) equivalent circuit
and (b) simplified circuit.
Eq. (3.32) is valid when V effGS > VT . Note that CSSi  CSi is assumed for simplicity when
deriving Eq. (3.32). The equivalent circuit of Eq. (3.32) is shown in Figure 3.2(b).
The RC-delay effect when TFT is OFF is modeled in a similar way. Note that the
behavior of contact region when TFT is OFF depends on the direction of transient current
[17]. If transient current is flowing from contact to channel, contact acts like a reversely-
biased diode, so ROFF,rvsS,tot is relatively large. On contrary, if transient current is leaving from
channel to contact, contact acts like a forwarded-biased diode, so ROFF,fwdS,tot is relatively
small. Therefore, the values of RS,tot for these two cases are significantly different.
The above discussions and formulas for different conditions are summarized as follows:
dV effGS
dt
≈ VGS − V
eff
GS
τS
, (3.33)
where
τS = RS,tot
(
CSi + C
S
Si
)
(3.34)
and
RS,tot =

RONS,tot V
eff
GS > VT ,
ROFF,rvsS,tot V
eff
GS 6 VT and VGS < V
eff
GS ,
ROFF,fwdS,tot V
eff
GS 6 VT and VGS > V
eff
GS .
(3.35)
Note that ROFF,fwdS,tot  ROFF,rvsS,tot , because the equivalent resistance of a diode when it is
forward-biased is much smaller than that when it is reverse-biased. In other words, when
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Figure 3.3: Bipolar pulse VGS(D) (red curve) and V
eff
GS(D) (blue curve).
TFT is OFF, removing holes from channel is much easier than gathering them into channel.
Figure 3.3 shows VGS and V
eff
GS modeled by Eq. (3.33)-(3.35) when electrons/holes are being
gathered/removed at a-Si:H/a-SiNx:H interface.
The same model of RC-delay effect can be built on drain side:
dV effGD
dt
≈ VGD − V
eff
GD
τD
, (3.36)
where
τD = RD,tot
(
CDi + C
D
Si
)
(3.37)
and
RD,tot =

ROND,tot V
eff
GD > VT ,
ROFF,rvsD,tot V
eff
GD 6 VT and VGD < V
eff
GD ,
ROFF,fwdD,tot V
eff
GD 6 VT and VGD > V
eff
GD .
(3.38)
In short, given VGS (t), VGD (t), and parameter values, Eq. (3.33)-(3.38) are used to calcu-
late V effGS (t) and V
eff
GD (t), which are used in ∆VT simulation.
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3.2.2 Definitions of Stress Voltage
To take RC-delay into account, V effGS and V
eff
GD , instead of VGS and VGD, are used in ∆VT
simulation. If condition V effGD 6 V
eff
GS is not satisfied, the values of V
eff
GS and V
eff
GD are
interchanged before being used in ∆VT simulation. For the convenience of the discussions
in following sections, Vst is defined as
Vst (t) =
 V
eff
GS (t) , V
eff
GS > max{VT (t) , V initT },[
V effGS (t) + V
eff
GD (t)
]/
2, V effGS 6 max{VT (t) , V initT }.
(3.39)
Note that Vst = (V
eff
GS + V
eff
GD )/2 is a simplistic approximation adapted from [50]. A
device-physics-based ∆VT model for V
eff
GS 6= V effGD when TFT is OFF is unavailable from
literatures. However, simulation convergence requires a ∆VT model to be defined for this
condition. Since this research was focused on the simulation method instead of physical
model of ∆VT , that simplistic approximation of Vst adapted from [50] is used in Eq. (3.39).
3.2.3 Above-Threshold Gate Voltage Stress
When a-Si:H TFT is stressed by a low/medium gate voltage, defect creation/removal is
dominant ∆VT mechanism. It can be described by stretched exponential model (Eq. (3.1))
or power-law model (Eq. (3.2) or (3.3)). When stress time goes to infinity, all electrons
in channel are trapped in defect states. Since no mobile electron remains in channel, no
more defect is created, and ∆VT saturates at (VGS − V initT ). Stretched exponential model is
consistent to this trend. In contrast, power-law model predicts that ∆VT goes to infinity.
Since the prediction of stretched exponential model is more reasonable, it was used to
derive the differential equations for ∆VT simulation.
The following formulas were derived based on Eq. (3.1), (3.5)-(3.7), and (3.10) for the
∆VT of the a-Si:H TFT stressed in above-threshold region:
∆VT (t) =
(
Vst − V initT
){
1− exp
[
−
(
t
τ+st
)β+st]} QG
QG,0
, (3.40)
where
τ+st = K
+
st
∣∣Vst − V initT ∣∣ 1−α+stβ+st , (3.41)
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QG
QG,0
=

1, V effGD = Vst;
2
3
· (Vst−V
init
T )
3−(V effGD −V initT )
3
(Vst−V initT )
2−(V effGD −V initT )
2 · 1(Vst−V initT ) , V
eff
GD ∈ [V initT , Vst) ;
2/3, V effGD < V
init
T
(3.42)
describes the dependence of ∆VT on drain voltage, and α
+
st, β
+
st, τ
+
st , and K
+
st are the values
of parameters for positive constant gate stress voltage. Differential equations of ∆VT , which
can be used by circuit simulator for ∆VT simulation, were derived based on Eq. (3.40).
As illustrated in Figure 3.4(a), assuming Vst switches from subthreshold region to above-
threshold region (i.e. Vst crosses max {VT (t) , V initT }) at time instant tswitch, the differential
equations of ∆VT for different initial conditions at tswitch are presented as follows.
If ∆VT (tswitch) > 0 V In this case, the following equation was derived from Eq. (3.40)
∆VT (t) =
(
Vst − V initT
)1− exp
−
t−
(
tswitch − teffst
)
τ+st
β
+
st

 QGQG,0 , (3.43)
where teffst is the t solved from Eq. (3.40) after substituting ∆VT (t) with ∆VT (tswitch).
Treating Vst and V
eff
GD as constants at time instant t, differentiating Eq. (3.43) yields
d∆VT
dt
=
β+st
[
QG
QG,0
(Vst − V initT )−∆VT
]
τ+st
∣∣∣∣ln [1− ∆VT(Vst − V initT ) · QG,0QG
]∣∣∣∣
β+st−1
β+st
, (3.44)
whose initial condition is ∆VT (tswitch) = VT (tswitch)− V initT .
If ∆VT (tswitch) < 0 V The ∆VT model of the a-Si:H TFT stressed by above-threshold gate
voltage with negative initial ∆VT (i.e. ∆VT (tswitch) < 0 V) is unavailable from literatures.
However, simulation convergence requires a ∆VT formula to be defined for this condition.
Therefore, a simplistic approximate formula was derived by extending Eq. (3.40):
∆VT (t) = V
init
T,eff +
(
Vst − V initT,eff
)1− exp
−
t−
(
tswitch − teffst
)
τ+st
β
+
st

 QGQG,0 − V initT ,
(3.45)
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Figure 3.4: At tswitch, Vst switches from (a) subthreshold to above-threshold region; (b)
zero to negative region; (c) subthreshold region to zero; (d) negative region to zero.
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where V initT,eff = Min {VT (t) , t 6 tswitch}, and teffst is the t solved from
VT (tswitch)− V initT,eff =
(
Vst − V initT,eff
){
1− exp
[
−
(
t
τ+st
)β+st]} QG
QG,0
. (3.46)
Treating Vst and V
eff
GD as constants at time instant t, differentiating Eq. (3.45) yields
d∆VT
dt
=
β+st
[
QG
QG,0
(
Vst − V initT,eff
)− (VT − V initT,eff)]
τ+st
∣∣∣∣∣ln
[
1−
(
VT − V initT,eff
)(
Vst − V initT,eff
) · QG,0
QG
]∣∣∣∣∣
β+st−1
β+st
,
(3.47)
whose initial condition is ∆VT (tswitch) = VT (tswitch) − V initT . Since TFT is stressed by an
above-threshold gate voltage, ∆VT increases and eventually comes across zero if stress time
is long enough. Define tcrossZero as the time instant at which ∆VT increases across zero.
After tcrossZero, V
init
T,eff is replaced by V
init
T , and d∆VT/dt is calculated by using Eq. (3.44).
Summary Eq. (3.47) is a generalized formula of d∆VT/dt. The values of V
init
T,eff used in
Eq. (3.47) for different conditions are summarized as
V initT,eff =
{
V initT , ∆VT (tswitch) > 0 V or t > tcrossZero;
Min {VT (t) , t 6 tswitch} , ∆VT (tswitch) < 0 V.
(3.48)
3.2.4 Negative Gate Voltage Stress
For constant Vst < 0 V, the following equation is derived based on Eq. (3.1)
∆VT (t) =
(
Vst − V initT
){
1− exp
[
−
(
t
τ−st
)β−st]}
, (3.49)
where Vst is defined in Eq. (3.39), time constant τ
−
st is
τ−st = K
−
st
∣∣Vst − V initT ∣∣ 1−α−stβ−st , (3.50)
and α−st, β
−
st, τ
−
st , and K
−
st are the values of parameters for negative constant gate stress
voltage. Differential equations of ∆VT , which can be used by circuit simulator for ∆VT
simulation, were derived based on Eq. (3.49). As illustrated in Figure 3.4(b), assuming
Vst switches from zero to negative region at time instant tswitch, the formulas of ∆VT for
different initial conditions at tswitch are presented as follows.
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If ∆VT (tswitch) 6 0 V In this case, the following equation was derived from Eq. (3.49)
∆VT (t) =
(
Vst − V initT
)1− exp
−
t−
(
tswitch − teffst
)
τ−st
β
−
st

 , (3.51)
where teffst is the t solved from Eq. (3.49) after substituting ∆VT (t) with ∆VT (tswitch).
Treating Vst as a constant at time instant t, differentiating Eq. (3.51) yields
d∆VT
dt
=
β−st [(Vst − V initT )−∆VT ]
τ−st
∣∣∣∣ln [1− ∆VT(Vst − V initT )
]∣∣∣∣
β−st−1
β−st
, (3.52)
whose initial condition is ∆VT (tswitch) = VT (tswitch)− V initT .
If ∆VT (tswitch) > 0 V The ∆VT model of the a-Si:H TFT stressed by negative gate
voltage with positive initial ∆VT (i.e. ∆VT (tswitch) > 0 V) is unavailable from literatures.
However, simulation convergence requires a ∆VT formula to be defined for this condition.
Therefore, a simplistic approximate formula was derived by extending Eq. (3.49):
∆VT (t) = V
init
T,eff +
(
Vst − V initT,eff
)1− exp
−
t−
(
tswitch − teffst
)
τ−st
β
−
st

− V initT ,
(3.53)
where V initT,eff = Max {VT (t) , t 6 tswitch}, and teffst is the t solved from
VT (tswitch)− V initT,eff =
(
Vst − V initT,eff
){
1− exp
[
−
(
t
τ−st
)β−st]}
. (3.54)
Treating Vst as a constant at time instant t, differentiating Eq. (3.53) yields
d∆VT
dt
=
β−st
[(
Vst − V initT,eff
)− (VT − V initT,eff)]
τ−st
∣∣∣∣∣ln
[
1−
(
VT − V initT,eff
)(
Vst − V initT,eff
)]∣∣∣∣∣
β−st−1
β−st
, (3.55)
whose initial condition is ∆VT (tswitch) = VT (tswitch) − V initT . Since TFT is stressed by
negative gate voltage, ∆VT decrease and eventually come across zero if stress time is long
enough. Define tcrossZero as the time instant at which ∆VT decreases across zero. After
tcrossZero, V
init
T,eff is replaced by V
init
T , and d∆VT/dt is calculated using Eq. (3.52).
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Summary Eq. (3.55) is a generalized formula of d∆VT/dt. The values of V
init
T,eff used in
Eq. (3.55) for different conditions are summarized as
V initT,eff =
{
V initT , ∆VT (tswitch) 6 0 V or t > tcrossZero;
Max {VT (t) , t 6 tswitch} , ∆VT (tswitch) > 0 V.
(3.56)
3.2.5 Zero Gate Voltage
As illustrated in Figure 3.4(c) and 3.4(d), assume Vst is switched from subthreshold region
or negative region to zero at tswitch. When Vst is zero, ∆VT recovers toward zero due to
the removal of defect states in a-Si:H material. Assuming eventually VT fully comes back
to V initT , i.e., VT (∞) = V initT , the following formula was derived based on Eq. (3.8),
∆VT (t) =
(
V initT,eff − V initT
) · exp
−(t− (tswitch − teffrex)
τ
+(−)
rex
)β+(−)rex  , (3.57)
where β
+(−)
rex and τ
+(−)
rex are relaxation parameters when ∆VT (tswitch) is positive (negative).
V initT,eff is effective initial VT before the beginning of relaxation phase, defined as
V initT,eff =

Max {VT (t) , t 6 tswitch} , ∆VT (tswitch) > 0 V;
V initT , ∆VT (tswitch) = 0 V;
Min {VT (t) , t 6 tswitch} , ∆VT (tswitch) < 0 V.
(3.58)
Besides, the larger ∆VT before relaxation phase is, the faster ∆VT recoveries toward zero
in relaxation phase [61]. This dependence is described by defining a formula of τ
+(−)
rex :
τ+(−)rex = K
+(−)
rex
∣∣V initT,eff − V initT ∣∣ 1−α+(−)rexβ+(−)rex , (3.59)
where K
+(−)
rex and α
+(−)
rex are fitting parameters. teffrex in Eq. (3.57) is the t solved from
∆VT (tswitch) =
(
V initT,eff − V initT
) · exp
−( t
τ
+(−)
rex
)β+(−)rex  . (3.60)
Differential equations of ∆VT , which can be used by circuit simulator for ∆VT simulation,
were derived based on Eq. (3.57):
d∆VT
dt
=
 −β+(−)rex ·∆VTτ+(−)rex
[
− ln
(
∆VT
V initT,eff−V initT
)]β+(−)rex −1
β
+(−)
rex , ∆VT (tswitch) 6= 0 V,
0, ∆VT (tswitch) = 0 V.
(3.61)
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3.2.6 Subthreshold Gate Voltage Stress
The ∆VT model of the a-Si:H TFT stressed by subthreshold gate voltage is unavailable
from literatures. However, simulation convergence requires a ∆VT formula to be defined
for this condition. Since this research was primarily focused on the simulation method
instead of physical model of ∆VT , d∆VT/dt is assumed as zero in subthreshold region. In
pixel circuits, TFTs are typically either not stressed in subthreshold region, or just quickly
go across this region during their transitions between ON and OFF. Therefore, even if
d∆VT/dt 6= 0 in subthreshold region, it has only a minor contribution to ∆VT .
3.3 Implementation of ∆VT Model and Simulation
Several examples are used in this section to demonstrate the applicability of the circuit-
level simulation method of ∆VT presented in section 3.2. The ∆VT model presented in
section 3.2 was implemented by using Verilog-A Hardware Description language, inserted
into a Verilog-A TFT model file built by the author of [17], and run by using Cadencer
Spectrer circuit simulator. The parameter values required by ∆VT model were extracted
from the measurement data obtained from literatures. The ∆VT under various voltage
stress conditions were simulated by using transient simulations. Simulation results are
compared to the measurement data obtained from literatures.
3.3.1 Above-Threshold Constant Gate Voltage Stress
Zero Drain Stress Voltage
The measurement data of the ∆VT of the a-Si:H TFT stressed by above-threshold constant
VGS with VDS = 0 V obtained from [54] are indicated as symbols in Figure 3.5(a). Since
stress voltages are constant, V effGS = VGS, and V
eff
GD = VGD. Since VDS = 0 V, according
to Eq. (3.39), Vst = V
eff
GS = V
eff
GD . Therefore, according to Eq. (3.42), QG/QG,0 = 1.
Parameter values can be extracted by fitting Eq. (3.40) to measurement data: V initT = 0.942
V, α+st = 1.37, β
+
st = 0.437, and K
+
st = 4.7 × 104 s/V(1−α
+
st)/β+st [54]. As shown in Figure
3.5(a), simulation results (curves) match well to measurement data (symbols).
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Figure 3.5: Measurement data (symbols) and simulation results (curves) of the ∆VT of the
a-Si:H TFT stressed by above-threshold constant VGS. (a) VDS = 0 V; and (b) VDS > 0 V.
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Non-Zero Drain Stress Voltage
The measurement data of the ∆VT of the a-Si:H TFT stressed by above-threshold constant
VGS with VDS > 0 V obtained from [56] are indicated as symbols in Figure 3.5(b). Pa-
rameter values were extracted by fitting Eq. (3.40) to the measurement data for VGS = 15
V and VDS = 0 V. The extracted values of parameters are V
init
T = 1.322V, α
+
st = 1.047,
β+st = 0.3084, and K
+
st = 10
8 s/V(1−α
+
st)/β+st . As shown in Figure 3.5(b), simulation results
(curves) match well to measurement data (symbols).
3.3.2 Negative Constant Gate Voltage Stress
The measurement data of the ∆VT of the a-Si:H TFT stressed by above-threshold and
negative constant VGS with VDS = 0 V obtained from [38] are indicated as symbols in
Figure 3.6(a). Parameter values were extracted by fitting Eq. (3.40) and (3.49) to the
measurement data for positive and negative VGS, respectively. V
init
T is 1 V [38]. The
extracted values of parameters are listed as follows. For VGS = 20 V, α
+
st = 1.937, β
+
st =
0.5067, and K+st = 2 × 107 s/V(1−α
+
st)/β+st . For VGS = −20 V, α−st = 2.388 , β−st = 0.4856,
and K−st = 5 × 109 s/V(1−α
−
st)/β−st . As shown in Figure 3.6(a), simulation results (curves)
match well to measurement data (symbols).
3.3.3 Zero Gate Voltage
The measurement data of the ∆VT of the a-Si:H TFT for above-threshold constant VGS
and then zero VGS with VDS = 0 V obtained from [59] are indicated as symbols in Figure
3.6(b). V initT is 0.5 V. The parameter values needed in the model of ∆VT for above-threshold
constant VGS were extracted by fitting Eq. (3.40) to the measurement data on the left-
hand side of Figure 3.6(b): α+st = 1.077, β
+
st = 0.5609, and K
+
st = 3732 s/V
(1−α+st)/β+st . The
parameter values needed in the model of ∆VT for zero VGS were extracted by fitting Eq.
(3.57) to the measurement data on the right-hand side of Figure 3.6(b): α+rex = 1.175,
β+rex = 0.4551, and K
+
rex = 1.013 × 104 s/V(1−α
+
rex)/β+rex . As shown in Figure 3.6(a) and
3.6(b), simulation results (curves) match well to measurement data (symbols).
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Figure 3.6: Measurement data (symbols) and simulation results (curves) of the ∆VT of the
a-Si:H TFT for: (a) above-threshold and negative constant VGS; and (b) above-threshold
constant (left-hand side) and then zero (right-hand side) VGS.
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Figure 3.7: Measurement data (symbols) and simulation results (curves) of the ∆VT of
the a-Si:H TFT stressed by above-threshold step-increasing VGS with VDS = 0 V when the
duration of each stress voltage is (a) 1000 s and (b) 2000 s.
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3.3.4 Step-Increasing Gate Voltage Stress
The measurement data of the ∆VT of the a-Si:H TFT stressed by above-threshold step-
increasing VGS with VDS = 0 V obtained from [54] are indicated as symbols in Figure
3.7. The parameter values extracted in section 3.3.1 are used in this section because the
measurement data is from the same TFT samples used in the same literature. As shown
in Figure 3.7, simulation results (curves) match well to measurement data (symbols).
3.3.5 Regular Pulse Gate Voltage Stress
Effect of Channel RC-Delay
The measurement data of the ∆VT of the a-Si:H TFT stressed by negative regular pulse
VGS (duty ratio is 50%) and constant VGS with VDS = 0 V obtained from [38] are indicated
as symbols in Figure 3.8(a). The measurement data of the ratio of ∆V ACT , which is the
∆VT for pulse VGS, to ∆V
DC
T , which is the ∆VT for constant VGS, obtained from [38] is
indicated as symbols in Figure 3.8(b). V initT is 1 V [38].
The swing of the negative pulse VGS used in aging test was (−20 ∼ 0) V. The constant
VGS used in aging test was −20 V. The recovery of ∆VT when VGS is zero is neglected
in [38], so the values of relaxation parameters (i.e., α−rex, β
−
rex, and K
−
rex) are unavailable.
The values of stress parameters for negative VGS (i.e., α
−
st, β
−
st, and K
−
st) were extracted
by fitting Eq. (3.49) to the measurement data for constant VGS = −20 V: α−st = 2.185,
β−st = 0.3813, and K
−
st = 4.99× 109 s/V(1−α
−
st)/β−st .
If many pulse cycles are involved in ∆VT simulation, computational cost can be un-
affordable. For the given duty ratio and total stress time, a simple technique to reduce
computational cost is to use longer pulse width, so that less pulse cycles are involved in
∆VT simulation. However, this technique has a problem. As discussed in section 3.1.3, the
∆VT for negative pulse VGS has a significant dependence on pulse width, so simply using
longer pulse width may result in significant error in ∆VT simulation. A solution of this
problem is implied by Figure 3.3: if the time constant of RC-delay (i.e., τS(D) in section
3.2.1) is increased proportionally with pulse width (PW ), i.e.,
τ ′S(D) / τS(D) = PW
′ / PW, (3.62)
the relationship between V effGS(D) and VGS(D) is not changed, so the accuracy of ∆VT simula-
tion is not significantly affected by the change of pulse width. In Eq. (3.62), τS(D) and PW
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Figure 3.8: Measurement data (symbols) and simulation results of ∆VT of the a-Si:H TFT
stressed by negative pulse VGS (duty ratio 50%) and constant VGS with VDS = 0 V. (a) For
different effective stress time; (b) when effective stress time was 2000 s.
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are original values, and τ ′S(D) and PW
′ are the changed values used in simulation. Since
VDS = 0 V, τS = τD. Denote τ
OFF,fwd
S(D) and τ
OFF,rvs
S(D) as the values of τS(D) when the equivalent
diode in source (drain) contact region is forward-biased and reverse-biased, respectively.
The value of τOFF,rvsS(D) was extracted as 0.021 s, at which simulation results have the best
fitting to measurement data. Since ROFF,fwdS(D),tot  ROFF,rvsS(D),tot, τOFF,fwdS(D)  τOFF,rvsS(D) . Therefore,
for simplicity, τOFF,fwdS(D) was neglected in simulation (i.e., assigned with a very small value,
e.g., 10−10 s). When sweeping PW , PW ′ was set as 20 s, and τ ′ OFF,rvsS(D) was determined by
using Eq. (3.62) and the extracted value of τOFF,rvsS(D) . As shown in Figure 3.8(a) and 3.8(b),
simulation results (curves) match well to measurement data (symbols). The discrepancies
between simulation results and measurement data could be attributed to the negligence
of ∆VT recovery when VGS is zero, simplistic RC-delay model, approximations made in
simulation, and/or measurement inaccuracy.
Effect of Duty Ratio
The measurement data of the ∆VT of the a-Si:H TFT stressed by positive pulse gate voltage
(60 Hz) with VDS = 0 V and various duty ratios (DR) obtained from [61] is shown in Figure
3.9(a). V initT is 1 V. The data of saturated ∆VT (denoted as ∆V
sat
T ) after a long stress time
for different duty ratios was extracted by the authors of [61], as shown in Figure 3.9(b).
According to [61], ∆VT under pulse gate voltage stress can be empirically described by using
a modified stretched exponential model (see Eq. (3.22), where Veff = V
sat
T ). Therefore, by
using the data of V satT in Figure 3.9(b), Eq. (3.40) was fitted to the data in Figure 3.9(a) to
extract stress parameter values: α+st = 0.9574, β
+
st = 0.526, and K
+
st = 3086 s/V
(1−α+st)/β+st .
The fitted model is shown as the curves in Figure 3.9(a).
In the simulation of the ∆VT under positive pulse voltage stress, taking into account
the recovery of ∆VT in relaxation phase requires the values of relaxation parameters (i.e.,
α+rex, β
+
rex and K
+
rex). Unfortunately, the measurement data of the recovery of ∆VT is not
explicitly provided in [61]. Therefore, a technique was developed in this research to extract
the values of relaxation parameters from the measurement data shown in Figure 3.9(b). As
illustrated in Figure 3.10(a), when VT achieves V
sat
T , the increase of VT in stress phase is
canceled by the decrease of VT in relaxation phase [61]. Denote T1 and T2 as the durations
of the stress phase and relaxation phase in a period of pulse voltage, respectively; f as the
frequency of pulse voltage; and teffst (illustrated in Figure 3.10(a)) as the t solved from Eq.
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Figure 3.9: Measurement data (symbols) and models (curves) of (a) the ∆VT of the a-Si:H
TFT stressed by positive pulse gate voltages (VDS = 0 V); (b) ∆V
sat
T vs. duty ratio (DR).
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(3.40) after ∆VT is substituted by ∆V
sat
T :
teffst = τ
+
st
{
− ln
[
1− ∆V
sat
T
Vst − V initT
]} 1
β+st
, (3.63)
where τ+st is defined in Eq. (3.41). Based on Figure 3.10(a), Eq. (3.8) yields
exp
[
−
(
T2
τ+rex
)β+rex]
=
∆VT (tref )
∆VT (tref + T1)
, (3.64)
where T1 and T2 are defined in Eq. (3.23) and (3.24), respectively;
τ+rex = K
+
rex [ ∆VT (tref + T1) ]
1−α+rex
β+rex (3.65)
was derived from Eq. (3.59);
∆VT (tref ) = ∆V
sat
T , (3.66)
is indicated in Figure 3.10(a); and
∆VT (tref + T1) =
(
Vst − V initT
)1− exp
−(teffst + T1
τ+st
)β+st , (3.67)
was derived from Eq. (3.43). Eq. (3.63)-(3.67) define an implicit function of ∆V satT vs.
DR with unknown relaxation parameters α+rex, β
+
rex and K
+
rex. To extract the values of
relaxation parameters, this implicit function was fitted to the data of ∆V satT vs. DR shown
in Figure 3.9(b). The fitted model is indicated as the curve in Figure 3.9(b). Extracted
parameter values are α+rex = 0.99972, β
+
rex = 1.2899 and K
+
rex = 654.55 s/V
(1−α+rex)/β+rex .
By using the extracted values of stress and relaxation parameters, ∆VT was simulated by
using the formulas derived in section 3.2 under the same stress condition as in [61]. Since
RC-delay effect does not have significant impact on ∆VT when a-Si:H TFT is stressed by
a positive pulse gate voltage with low frequency (e.g., 60 Hz) (refer to [38,60] and section
3.1.3), it was neglected in simulation for simplicity. As shown in Figure 3.10(b), simulation
results match well to the measurement data obtained from [61].
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3.4 Summary
A circuit-level ∆VT simulation method and a ∆VT model which is compatible to a cir-
cuit simulator are presented in this chapter. The contributions made in this research are
summarized as follows. (1) The differential equations required by the transient ∆VT sim-
ulation for various voltage stress conditions were derived. (2) The impact of the finite
response speed of a-Si:H TFT on ∆VT is taken into account. (3) The derived differential
equations and formulas were implemented by using Verilog-A Hardware Description Lan-
guage into a compact device model file of a-Si:H TFT. (4) By using the device model file
and Cadencer Spectrer circuit simulator, the ∆VT under various voltage stress conditions
were simulated. (5) The effectiveness of the proposed simulation method is verified by
the measurement data obtained from literatures. The relative errors between simulation
results and measurement data are typically less than 10%.
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Chapter 4
Pixel Circuits to Improve
Performance Stability of AMOLED
Displays
Improving the performance stability of AMOLED displays requires the novel pixel circuits
designed to compensate the impact of TFT aging on circuit performance. In this research,
a novel voltage-programmed pixel circuit using a-Si:H TFTs was developed for AMOLED
displays. To improve the stability of OLED current, the threshold voltage shift (∆VT )
of drive TFT caused by voltage stress is compensated by an incremental gate-to-source
voltage (∆VGS) generated by utilizing the ∆VT -dependent charge transfer from drive TFT
to a TFT-based Metal-Insulator-Semiconductor (MIS) capacitor. A second MIS capacitor
is used to inject positive charge to the gate of drive TFT to improve OLED drive current.
Besides, the non-ideality of ∆VT -compensation, TFT overlap capacitance, programming
speed, and OLED aging are discussed. The effectiveness of the proposed pixel circuit is
verified by simulation and measurement results. The proposed pixel circuit is also compared
to conventional voltage-programmed and current-programmed pixel circuits.
4.1 Introduction
The schematic and driving scheme of a conventional 2-TFT pixel circuit, which is the
simplest pixel circuit of AMOLED displays, are shown in Figure 4.1 [4]. The a-Si:H TFTs
used in the pixel circuit are n-channel. The pixel circuit consists of an OLED, a drive TFT
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T0, a switch TFT T1, and a storage capacitor CS. V1 is shared by all the pixels in the same
row. It controls the access from external programming voltage driver Vprog to the internal
node A in the pixel circuit. Vprog is shared by all the pixels in the same column.
In programming phase, T1 is turned ON by V
H
1 , so Vprog programs a data voltage Vdata
onto node A. In driving phase, T1 is turned OFF by V
L
1 , so node A holds its voltage. Since
T0 has to be always ON to drive OLED current, the threshold voltage of T0 (VT,0) increases
over stress time. Since the pixel circuit does not compensate the threshold voltage shift
of T0 (∆VT,0), the increase of VT,0 results in the decrease of the IOLED in driving phase
(IdrivOLED), as demonstrated in Figure 4.2. Therefore, OLED brightness degrades. To improve
the stability of OLED current in driving phase, various pixel circuits and driving schemes
have been proposed to compensate the ∆VT of the drive TFT of OLED current:
• Current-programmed pixel circuits (e.g., [62]) can compensate not only the ∆VT
of drive TFT but also some other variations (e.g., mobility, sizing, temperature,
etc.). However, their programming speeds are relatively slow, especially for low
programming currents and/or large-size displays [4]. Besides, two TFTs in series
may need to be used in OLED current path. In this case, given the same gate
voltage of drive TFT, a higher power supply voltage must be used to achieve the
same OLED current, resulting in a higher power consumption.
• In conventional voltage-programmed pixel circuits, VT -generation techniques are used
to generate an incremental VGS to compensate the ∆VT of drive TFT [4]. However,
their programming speeds are not fast because: (1) the speeds of VT -generation tech-
niques are limited, and (2) multiple sub-phases may be used in programming phase to
implement VT -generation techniques. Besides, two or more TFTs are typically used
in series in OLED current path, resulting in a higher power consumption. Control
signals are also typically complex, complicating external driver design.
• Optical feedback using a photo-sensor in pixel [63] complicates pixel circuit design.
Besides, it takes up extra pixel area, resulting in lower aperture ratio and resolu-
tion. The instability of photo-sensor and the light interference from environment
and neighboring pixels may cause error in feedback loop [64].
• Although external driver compensation [65] can compensate the aging of both OLED
and TFT, the design of external driver is complicated and expensive. Besides, the
number of the pixels that the external driver can monitor is limited.
A voltage-programmed pixel circuit using a novel ∆VT -compensation mechanism was
developed in this research [66–68] and is presented in this chapter. The ∆VT of drive TFT is
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Figure 4.1: (a) Schematic and (b) driving scheme of conventional 2-TFT pixel circuit.
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Figure 4.3: (a) Schematic and (b) driving scheme of the proposed pixel circuit [66–68].
compensated by the ∆VGS generated by using a ∆VT -dependent charge transfer from drive
TFT to a TFT-based MIS capacitor. The proposed pixel circuit has a fast programming
speed. Besides, only one TFT is in series with OLED, reducing power consumption.
Control signals are also simple, reducing the complexity of external driver.
4.2 Pixel Circuit Structure
The proposed pixel circuit and driving scheme are shown in Figure 4.3. T0 is drive TFT,
which controls the OLED current in driving phase (IdrivOLED). T1 is switch TFT, which
controls the access from external programming voltage driver (Vprog) to node A inside
pixel. T2 and T3 are the TFTs used as MIS capacitors, because their drains and sources
are shorted, respectively. In driving phase, T2 provides the compensation of ∆VT,0, and
T3 injects positive charge onto the gate of T0 to improve OLED drive current. When the
voltage across a MIS capacitor is higher than VT , the total capacitance of the capacitor is
equal to channel capacitance plus contact overlap capacitance. When the voltage is lower
than VT , the total capacitance is equal to contact overlap capacitance [13].
In a pixel array, the bus lines of V1, V2, and V3 are shared by the pixels in the same
row and connected to a row driver. The bus line of Vprog is shared by the pixels in the
same column and connected to a programming voltage driver (i.e., column driver). Power
supply VDD and ground are shared by all pixels in array.
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4.3 Pixel Circuit Operation
Each frame cycle has two phases: programming phase and driving phase. Driving phase
is much longer than programming phase. For example, for a display array with N rows of
pixels, if refresh rate is 60 Hz, programming phase is (16.7/N) ms, while driving phase is
16.7 ms, which is N times longer than programming phase.
4.3.1 Programming Phase
At the beginning of programming phase, T1 is turned ON by V
H
1 , connecting node A to
Vprog. T2 is turned OFF by V
H
2 , so mobile channel electrons are swept out from T2, and
the corresponding positive charge leaves from the gate of T2. T3 is turned ON by V
L
3 and
thus stores positive charge on its gate. The charge on the gate of a-Si:H TFT includes two
pars: (1) Qch, the part of gate charge due to gate-to-channel capacitance; and (2) Qov, the
part of gate charge due to overlap capacitance between gate and source/drain. After node
voltages reaching set-points, T0 is in saturation region, T2 is OFF, T1 and T3 are in linear
region. The Qch of T0 is
Qprogch,0 ≈ 2/3 CiW0L0 (Vdata − V progOLED − VT,0) , (4.1)
where Ci is gate-to-channel capacitance per unit area, W0, L0, and VT,0 are the width,
length, and threshold voltage of T0, respectively, V
prog
OLED is set-point OLED voltage, and
Vdata is the data voltage provided by Vprog. For the same expected I
driv
OLED, Vprog provides
the same Vdata (i.e., Vdata is not changed with ∆VT,0). Coefficient 2/3 is used in Eq. (4.1)
because T0 is biased in saturation region [13,56].
In programming phase, T2 is OFF, so its Qch is zero. Note that: (1) V
H
1 , V
H
2 , V
L
3 , Vdata,
and VDD do not change with ∆VT,0. (2) ∆VT,1 and ∆VT,3 are negligible when compared to
∆VT,0 (see section 4.5.2). (3) The ∆V
prog
OLED caused by ∆VT,0 is negligible (see section 4.5.1).
Therefore, in programming phase, the Qch of T1 and T3 (i.e., Q
prog
ch,1 and Q
prog
ch,3 ) as well as
the Qov of all TFTs do not change with ∆VT,0, so they are not included in the analysis of
the changes of charge components with ∆VT,0.
4.3.2 Driving Phase
In driving phase, T1 is turned OFF by V
L
1 to isolate node A from Vprog. T2 is turned ON
by V L2 to provide ∆VT,0-compensation. T3 is turned OFF by V
H
3 to inject positive charge
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onto node A so as to improve OLED drive current. To conserve the charge on node A, T1
should be turned OFF before V2 and V3 are switched.
While T1 is being turned OFF, a part of electrons in the channel of T1 is injected onto
node A. The injected charge is QT1→AInj ≈ −βQprogch,1 . β is close to 1/2 if V1 has a sharp
falling edge [69]. Since Qprogch,1 does not change with ∆VT,0 (see section 4.3.1), Q
T1→A
Inj is
not included in the analysis of the changes of charge components with ∆VT,0. After node
voltages settle down, T0 is in saturation region, T2 is in linear region, T1 and T3 are OFF.
The values of the Qch of T0 and T2 are
Qdrivch,0 ≈ 2/3CiW0L0
(
V drivG,0 − V drivOLED − VT,0
)
, (4.2)
Qdrivch,2 = CiW2L2
(
V drivG,0 − V L2 − VT,2
)
, (4.3)
where V drivG,0 is the set-point voltage on node A, and V
driv
OLED is the set-point voltage across
OLED. Since T1 and T3 are OFF, their Qch values are zero. The Qov values of TFTs are
Qdrivov,0 = CovW0Lov(2V
driv
G,0 − V drivOLED − VDD), (4.4)
Qdrivov→A,1 = −CovW1Lov(V drivG,0 − V L1 ), (4.5)
Qdrivov,2 = 2CovW2Lov(V
driv
G,0 − V L2 ), (4.6)
Qdrivov,3 = 2CovW3Lov(V
driv
G,0 − V H3 ), (4.7)
where Cov is source/drain overlap capacitance per unit overlap area, Lov is the overlap
length between gate and source/drain, and Qdrivov→A,1 is the gate charge of T1 due to the
overlap capacitance on the side of node A.
4.4 Pixel Circuit Analysis, Design, and Simulation
4.4.1 ∆VT and Charge Analysis
For the pixel circuit being switched from programming phase to driving phase, the following
equation was derived based on the charge conservation on node A,
dQprogch,0
dVT,0
=
dQdrivch,0
dVT,0
+
dQdrivch,2
dVT,0
+
dQdrivov,Tot
dVT,0
, (4.8)
where
Qdrivov,Tot = Q
driv
ov,0 −Qdrivov→A,1 +Qdrivov,2 +Qdrivov,3 . (4.9)
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Note that, although other charge components also contribute to the charge conservation
on node A, they do not vary with ∆VT,0. Therefore, they are not included in Eq. (4.8).
Neglecting CLM effect in Eq. (2.9), the IDS of a-Si:H TFT in saturation region is
IDS ≈ αsat µnCiW
L
(VGS − VT )γ+2
V γAA
. (4.10)
Therefore, when VT,0 shifts, stabilizing I
driv
OLED requires
dV drivGS,0/dVT,0 = 1. (4.11)
Since VS,0 = VOLED and dV
driv
OLED/dVT,0 = 0 (see Eq. (4.36)), Eq. (4.11) is equivalent to
dV drivG,0 /dVT,0 = 1. (4.12)
Substituting Eq. (4.12) and Eq. (4.36) into Eq. (4.2) yields
dQdrivch,0/dVT,0 = 0, (4.13)
so that if ∆VT,0 is fully compensated by ∆V
driv
GS,0 = ∆VT,0, the channel charge of T0 in
driving phase does not change with ∆VT,0. Substituting Eq. (4.13) into Eq. (4.8) yields
dQprogch,0
dVT,0
=
dQdrivch,2
dVT,0
+
dQdrivov,Tot
dVT,0
. (4.14)
Substituting Eq. (4.1)-Eq. (4.7) and Eq. (4.9) into Eq. (4.14) and then using the relevant
formulas presented in section 4.5 yield
W2 =
2/3CiW0L0 + 2Cov,0 + Cov,1 + 2Cov,3
1/2CiL2 − 2CovLov , (4.15)
where Cov,n = CovWnLov (n = 0, 1, 2, 3). The compensation of ∆VT,0 can be achieved by
sizing T2 as specified in Eq. (4.15). Note that, in circuit design practice, if coefficient
values are different from the ones assumed in above procedures, one should accordingly
adjust the coefficient values used in the formula of W2.
4.4.2 ∆VT,0-Compensation Mechanism
The mechanism of the compensation of ∆VT,0 is explained by analyzing Eq. (4.8). Eq.
(4.1) and (4.35) indicate that Qprogch,0 reduces when VT,0 increases, i.e., the increase of VT,0
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results in less channel charge stored in T0 in programming phase. To compensate ∆VT,0,
∆V drivG,0 should be as large as ∆VT,0. Since Q
driv
ov,Tot increases with V
driv
G,0 , more positive charge
must be provided to the source/drain overlap capacitances of the TFTs in the pixel circuit,
otherwise V drivG,0 can not increase with VT,0. Eq. (4.3) and (4.41) indicate that, since VT,2
increases faster than V drivGS,2, Q
driv
ch,2 decreases when VT,0 increases. Designing W2 as specified
in Eq. (4.15) validates Eq. (4.14). This means that, when VT,0 increases, the decrease of
Qdrivch,2 is so large that it not only cancels out the decrease of Q
prog
ch,0 but also provides the
extra positive charge needed by the increase of Qdrivov,Tot. Therefore, Q
driv
ch,0 does not change
with VT,0 (see Eq. (4.13)), so ∆V
driv
GS,0 is as large as ∆VT,0 (see Eq. (4.2)). Since ∆VT,0 is
fully compensated by ∆V drivGS,0, it does not affect I
driv
OLED (see Eq. (4.10)).
4.4.3 ∆VT,0-Compensation Effectiveness
Simulation Setup
To verify the proposed pixel circuit, circuit simulation was carried out by using Cadencer
Spectrer circuit simulator and a Verilog-A model file of a-Si:H TFT. The model file was
improved from the one built by the author of [17]. The parameter values used in circuit
simulation are µeff = 0.3 cm
2/(V·s), V initT = 3 V, Ci = 19 nF/cm2, and Cov = 16 nF/cm2.
µeff is effective mobility, and V
init
T is the initial VT of a fresh TFT before it is stressed.
Besides, a Verilog-A model file of OLED was used in circuit simulation. It was built by
using the OLED model in [70] and I-V data in [71]. The size of OLED was assumed as
100 × 200 µm2, and the capacitance per unit area of OLED was assumed as 25 nF/cm2,
so OLED capacitance used in circuit simulation was 5 pF [72].
The values of the design variables of the simulated pixel circuit are listed in Table 4.1.
The minimum channel length was selected as 25 µm. It is within the range of (23 ∼ 130)
µm, in which the TFT model was verified by measurement results [17,73]. Based on simu-
lation results, W2 = 60 µm was determined as the optimal value for ∆VT,0-compensation.
Note that substituting the assumed parameter values into Eq. (4.15) yields W2 = 72.5 µm
instead of W2 = 60 µm. This discrepancy is mainly caused by the rough approximation
made in the coefficient 2/3 in Eq. (4.2). The specific formulas and parameter values rele-
vant to that coefficient used in the TFT model file actually yield 0.413 as the exact value
of that coefficient. Replacing 2/3 with 0.413 in Eq. (4.15) yields W2 = 57.2 µm, which
is very close to the optimal W2 = 60 µm determined in simulations. TFT sizes can be
scaled down along with the minimum channel length, so that the total area of TFTs can
be significantly reduced. The typical minimum channel length used in industry is 5 µm.
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Table 4.1: Design Variables of Proposed Pixel Circuit used in Circuit Simulation [66]
Design Variable Value Design Variable Value
Programming Phase (µs) 120 Vdata (V) 10 ∼ 25
W0/L0 (µm) 100/25 VDD (V) 30
W1/L1 (µm) 50/25 V1 (V) 0 ∼ 30
W2/L2 (µm) 60/100 V2 (V) 2 ∼ 30
W3/L3 (µm) 35/100 V3 (V) 2 ∼ 30
Lov (µm) 5 I
driv
OLED (µA) 0 ∼ 3
To verify the effectiveness of ∆VT,0-compensation, ∆VT,0 was swept in circuit simulation.
When sweeping ∆VT,0, ∆VT,2 was set as ∆VT,2 = 3/2∆VT,0 (refer to section 4.5.4). The
aging of T1, T3 and OLED was neglected (refer to section 4.5.1 and 4.5.2).
Charge Components and IdrivOLED Stability
The V drivGS,0 and I
driv
OLED of the proposed pixel circuit were simulated for different Vdata and
∆VT,0. Figure 4.4(a) shows that, for a relatively high Vdata, ∆V
driv
GS,0 = ∆VT,0, so ∆VT,0
does not affect IdrivOLED, as shown in Figure 4.4(b). For illustration, the simulation results
of charge components included in Eq. (4.8) vs. ∆VT,0 for Vdata = 25 V are shown in
Figure 4.5(a). When ∆VT,0 increases, ∆Q
driv
ch,2 is so large that it equals (∆Q
prog
ch,0 −∆Qdrivov,Tot),
so Qdrivch,0 does not change with ∆VT,0. This is already described in section 4.4.2. To
make a comparison, the conventional 2-TFT pixel circuit illustrated in Figure 4.1 was
also simulated. Since this circuit does not provide ∆VT,0-compensation, its I
driv
OLED drops
significantly with the increase of ∆VT,0, as shown in Figure 4.2. The comparison between
Figure 4.4(b) and Figure 4.2 demonstrates the effectiveness of the proposed pixel circuit in
∆VT,0-compensation. However, for a larger ∆VT,0 and the lowest levels of Vdata and I
driv
OLED,
Figure 4.4 also shows the under-compensation of ∆VT,0. This is discussed in section 4.4.4.
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Figure 4.4: Simulation results of (a) V drivGS,0 vs. Vdata and (b) I
driv
OLED vs. Vdata of the proposed
pixel circuit [66–68]. The zoomed-in part is shown in Figure 4.6.
97
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
0
2
4
6
8
10
12
14
,
driv
ov TotQ∆
,0
prog
chQ∆
,2
driv
chQ∆
 C
ha
rg
e C
om
po
ne
nt
s (
pC
)
( ),0 VTV∆
,2
driv
chQ 25VdataV =
,0
prog
chQ
,0
driv
chQ
,
driv
ov TotQ
(a)
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
-3.0
-2.5
-2.0
-1.5
-1.0
-0.5
0.0
0.5
1.0
1.5
 
Ch
ar
ge
 C
om
po
ne
nt
s (
pC
)
,0
prog
chQ
 
 
,
driv
ov TotQ
,2
driv
chQ
,0
driv
chQ
( ),0 VTV∆
10VdataV =
(b)
Figure 4.5: Simulation results of charge components vs. ∆VT,0 of the proposed pixel circuit
for (a) Vdata = 25 V and (b) Vdata = 10 V [66,68].
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4.4.4 ∆VT,0-Compensation Non-ideality
If VT,2 > V
driv
GS,2
For Vdata = 10 V, Figure 4.5(b) shows that ∆VT,0 is not always fully compensated. For
∆VT,0 > 2.25 V, Q
driv
ch,0 starts to drop with the increase of ∆VT,0. This means that ∆V
driv
GS,0 <
∆VT,0. This is referred to as the under-compensation of ∆VT,0. For a lower Vdata and thus
a lower IdrivOLED, the under-compensation of ∆VT,0 appears at a smaller ∆VT,0, as shown in
Figure 4.4 and 4.6. The under-compensation of ∆VT,0 is explained as follows.
Eq. (4.40) indicates that VT,2 increases with VT,0. For a lower Vdata, V
driv
GS,2 is also lower,
so the ∆VT,0 at which VT,2 catches up V
driv
GS,2 is smaller. This mechanism is illustrated in
Figure 4.7. Once VT,2 catches up V
driv
GS,2, Q
driv
ch,2 becomes zero and thus stops decreasing with
the increase of ∆VT,0, so Q
driv
ch,0 starts to drop with the increase of ∆VT,0, as illustrated
in Figure 4.5(b). This means that ∆V drivGS,0 < ∆VT,0, so ∆VT,0 is under-compensated (see
Figure 4.4(a)). Therefore, IdrivOLED starts to drop with the increase of ∆VT,0 (see Figure 4.6).
If ∆VT,0 is not too large, the under-compensation of ∆VT,0 exists only at the lowest
IdrivOLED levels, so it does not significantly affect the overall stability of I
driv
OLED (see Figure
4.4). Define Idriv,TolOLED as the level of I
driv
OLED beneath which the under-compensation of ∆VT,0
is allowed by design specification, ∆V TolT,0 as the maximum ∆VT,0 that can be fully compen-
sated at Idriv,TolOLED , and I
driv,Max
OLED as the maximum I
driv
OLED that the pixel circuit is designed
to provide. Idriv,TolOLED is normalized to I
driv,Max
OLED to define a tolerance ratio Ratiotol, which is
used to measure the significance of the range of unstable IdrivOLED:
Ratiotol =
Idriv,TolOLED
Idriv,MaxOLED
=
(
∆V TolT,0 /2
V driv,Maxov,0
)γ+2
, (4.16)
where V driv,Maxov,0 is the overdrive voltage of T0 for I
driv,Max
OLED . The derivation of Eq. (4.16) is
shown in section 4.5.5. For ∆V TolT,0 = 5 V, Ratiotol is only 3.3% (refer to Figure 4.4(b) and
4.6), so the instability of IdrivOLED at the levels below I
driv,Tol
OLED does not significantly affect the
overall stability of IdrivOLED. If design specification requires Ratiotol 6 3.3%, the proposed
∆VT,0-compensation technique works well until ∆VT,0 increases up to ∆V
Tol
T,0 = 5 V.
Discrepancy of ∆VT,2/∆VT,0
As explained in section 4.5.4, ∆VT,2 ≈ 3/2∆VT,0 is assumed in pixel circuit design and
analysis. This approximation may have a discrepancy up to 10% [56]. Define a discrepancy
99
10.0 10.5 11.0 11.5 12.0 12.5 13.0 13.5 14.0
-0.05
0.00
0.05
0.10
0.15
0.20
0.25
,0Increase TV∆
I d
riv
OL
ED
 (µ
A)
Vdata (V)
 
,0 5VTV∆ =
,0 4VTV∆ =
,0 3VTV∆ =
,0 2VTV∆ =
,0 0VTV∆ =
,0 1VTV∆ =
,
,0for 5V
driv Tol Tol
OLED TI V∆ =
,
,0for 4V
driv Tol Tol
OLED TI V∆ =
,
,0for 3V
driv Tol Tol
OLED TI V∆ =
Figure 4.6: Simulated IdrivOLED vs. Vdata (the zoomed-in part of Figure 4.4(b)) [66].
init
TV ,0TV
,2TV
init
TV
,0 ,2
driv driv
GS GSV V
,0TV
,0
Tol
TV
Figure 4.7: VT,2 increases faster than VT,0 and catches up V
driv
GS,2 at V
Tol
T,0 (= V
init
T + ∆V
Tol
T,0 ).
100
-0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
90
92
94
96
98
100
102
104
106
108
110
 N
or
m
ali
ze
d 
I d
riv
OL
ED
 (%
)
 
 
 
0.9disF =
1.0disF =
1.1disF =
( ),0 VTV∆
Increase Fdis
Figure 4.8: Normalized simulation results of IdrivOLED vs. ∆VT,0 for different Fdis at Vdata = 25
V [66]. W2 is designed by using Eq. (4.17) and assuming Fdis = 1.
factor Fdis so that ∆VT,2 = (3/2∆VT,0)Fdis, where Fdis ∈ (0.9, 1.1), so Eq. (4.15) becomes
W2 =
2/3CiW0L0 + 2Cov,0 + Cov,1 + 2Cov,3
(3/2Fdis − 1)CiL2 − 2CovLov . (4.17)
For the W2 designed by assuming Fdis = 1, the impact of the variation of Fdis on the
stability of IdrivOLED was investigated by using circuit simulation. Simulation results are
shown in Figure 4.8. For Fdis > 1, ∆VT,0 is over-compensated, so I
driv
OLED increases with
∆VT,0, vice versa. For Fdis ∈ (0.9, 1.1), the instability of IdirvOLED is within 8%. In circuit
design practice, the value of Fdis should be extracted from measurement results and used
in Eq. (4.17) to achieve an accurate ∆VT,0-compensation.
4.4.5 Use T3 to Improve OLED Drive Current
If T3 is not used, since T2 draws positive charge from node A in driving phase, V
driv
G,0 could
be much lower than what is needed to achieve the IdrivOLED levels required in practical designs.
Therefore, T3 is used to improve I
driv
OLED levels. In programming phase, T3 is turned ON by
V L3 and stores positive charge on its gate. In driving phase, V3 is switched to V
H
3 to inject
positive charge from the gate of T3 onto node A, improving V
driv
G,0 and therefore I
driv
OLED.
The improvement of IdrivOLED can be adjusted by varying the size of T3.
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Qprogch,3 is the part of the gate charge of T3 associated to channel in programming phase.
It is injected onto node A in driving phase. Since V L3 is a fixed value shared by all pixels
in the same row, Qprogch,3 is determined by Vdata. Q
prog
ch,3 does not change with ∆VT,0 (see
section 4.3.1), so it does not affect ∆VT,0-compensation. The only impact of T3 on ∆VT,0-
compensation is due to Cov,3 (refer to Eq. (4.15)). However, this impact is minor because
Cov,3 is a parasitic component. Assuming Cov = Ci, based on the geometries listed in Table
4.1, it can be derived that Cov,3 is only 3.55% of the total capacitance on node A in driving
phase. The simulation results shown in Figure 4.9 confirm this analysis. Increasing the
size of T3 significantly improves I
driv
OLED without significantly affecting ∆VT,0-compensation.
4.4.6 Overlap Capacitance
Referring to Eq. (4.15), the channel area of T2 (i.e., W2×L2) required by ∆VT,0-compensation
depends on not only the size of T0 but also Cov,n (n = 0, 1, 2, 3). As shown in Figure 4.10,
simulation results indicate that for a given ∆VT,0, a shorter Lov (i.e., smaller Cov,n) leads
to a higher IdrivOLED. If Lov is short enough, I
driv
OLED increases with ∆VT,0 (i.e., ∆VT,0 is over-
compensated). Therefore, for the same (W2 × L2), reducing Cov,n (n = 0, 1, 2, 3) results
in the over-compensation of ∆VT,0. Equivalently, if Cov,n (n = 0, 1, 2, 3) are reduced, the
(W2 × L2) needed by ∆VT,0-compensation can be smaller.
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V in the proposed pixel circuit [66].
4.4.7 Programming Speed
Programming phase should be long enough for the gate voltage of drive TFT to settle down
in programming phase. For the same refresh rate, the faster the gate voltage settles down,
the shorter programming phase can be, and the more rows of pixels can be driven. In this
section, the settling-down speeds of conventional current-programmed pixel circuit, voltage-
programmed pixel circuit, and the proposed pixel circuit are analyzed and compared. The
transient simulation results of the proposed pixel circuit are also presented.
Current-Programmed Pixel Circuit
An equivalent circuit of a current-programmed pixel circuit in programming phase is pre-
sented in Figure 4.11(a) [4]. Iprog is a programming current source shared by m pixels in
the same column. In each pixel, T0 is drive TFT, controlling OLED drive current. OLED
is omitted to simplify analysis. CA is the total equivalent capacitance on node A in pro-
gramming phase. VA is the voltage on node A. T1 is switch TFT, controlling the access
from Iprog to node A in the pixel. T1 is controlled by V1, which is shared by all the pixels
in the same row. Each pixel has a Cov,1, which is the overlap capacitance of T1 on the side
of Iprog. rp is the resistance of column bus line between two neighboring pixels.
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Figure 4.11: (a) Equivalent circuit to analyze the settling-down time of VA in a conven-
tional current-programmed pixel circuit, (b) simplified circuit.
In programming phase, Iprog provides Idata to the pixel being programmed. T0 is diode-
connected to Iprog through T1. Since the total resistance on signal bus line is much smaller
than the channel resistance of T0 [4], it is neglected to simplify analysis. To get an analytical
explicit solution, T1 is omitted, and a simple square-law IDS model is used in analysis. The
simplified circuit is shown in Figure 4.11(b) [4]. The total capacitance on node A is
Ctot = m · Cov,1 + CA. (4.18)
As shown in Figure 4.11(b), during programming phase, T0 is diode-connected and operates
in saturation region, so
Idata = Ctot
dVA
dt
+
K
2
(VA − VT )2 , (4.19)
where K = µnCi
W0
L0
[4]. Assuming VA = VT at the beginning of programming phase, Eq.
(4.19) is solved for VA:
V progA − VA
V progA − VT
=
2 exp
(− t
τ
)
1 + exp
(− t
τ
) , (4.20)
where V progA is the value of VA after it settles down in programming phase:
V progA − VT =
√
2Idata/K, (4.21)
and τ is time constant [4]:
τ =
Ctot√
2KIdata
. (4.22)
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Assuming VA is considered as settled down when
V progA − VA
V progA − VT
6 ε, (4.23)
where ε is a pre-defined error tolerance, Eq. (4.20) yields that settling-down time is
tsettle = τ ln
(
2
ε
− 1
)
≈ τ ln (2/ε) . (4.24)
Conventional Voltage-Programmed Pixel Circuit using VT -Generation
Conventional voltage-programmed pixel circuits typically use a VT -generation sub-phase
in programming phase to generate a gate voltage to compensate the ∆VT of drive TFT.
VT -generation techniques have three types: stacked type, parallel-compensation type, and
bootstrapping type [4]. The VT -generation operations of these types are essentially the
same. In stacked type, OLED capacitance, which is typically much larger than other
capacitance components in a pixel circuit, is charged/discharged during VT -generation, so
settling-down speed is slow. In bootstrapping type, VT -generation and Vdata-inputting are
carried out in two different sub-phases, so programming phase requires longer time. In
parallel-compensation type, VT -generation and Vdata-inputting are carried out at the same
time, so programming phase can be shorter. Parallel-compensation type is used in this
section as an example to analyze the settling-down speed during VT -generation.
A simplified equivalent pixel circuit in VT -generation sub-phase is presented in Figure
4.12 [4]. Before the beginning of VT -generation sub-phase, T1 is OFF, and VA is pre-
charged by an external voltage source (not shown) to a certain high level V initA . During
VT -generation sub-phase, T1 is turned ON by V
H
1 . Since node A is discharged by a transient
current going through T1 and T0 to Vprog, VA decreases until it becomes VA = Vdata + VT ,
where Vdata is the data voltage provided by Vprog. The dynamic behavior of VA is analyzed
as follows. T1 is omitted in analysis to achieve an analytical solution of VA. The gate and
drain of T0 are shorted by T1, so T0 is biased in saturation region. Therefore,
i0 = −CAdVA
dt
=
1
2
K (VA − Vdata − VT )2 , (4.25)
where K = µnCi
W0
L0
. Solving Eq. (4.25) yields
VA − (Vdata + VT )
V initA − (Vdata + VT )
=
1
1 + t
τ
, (4.26)
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voltage-programmed pixel circuit (parallel-compensation type) during VT -generation.
where τ is time constant
τ =
2CA
K [ V initA − (Vdata + VT ) ]
. (4.27)
Assuming VA is considered as settled down when
VA − (Vdata + VT )
V initA − (Vdata + VT )
6 ε, (4.28)
where ε is a pre-defined error tolerance, Eq. (4.26) yields that settling-down time is
tsettle = τ
(
1
ε
− 1
)
≈ τ/ε. (4.29)
The comparison between Eq. (4.29) and Eq. (4.24) indicates the difference of settling-
down time between current-programmed pixel circuit and the voltage-programmed pixel
circuit using VT -generation techniques. When it comes to τ , assuming CA has the same
value in both circuits and it is much smaller than (m · Cov,1) (see Eq. (4.18)), Ctot in Eq.
(4.22) is much larger than CA in Eq. (4.27).
1 Besides, when a current-programmed pixel
is expected to have a small brightness in driving phase, a low Idata is used. If the VA of
the current-programmed pixel circuit at the beginning of programming phase is lower than
V progA , the low Idata has to charge a large Ctot to raise VA toward V
prog
A , so the settling-down
1For example, assuming the minimum channel length defined on mask of a pixel circuit is Lminmask = 25
µm, a pixel circuit typically has CA = 2 ∼ 3 pF. Assuming W1 = 50 µm, Lov = 5 µm, Ci = 14.9 nF/cm2,
and 103 rows of pixels, (m · Cov,1) = 37.18 pF, so CA  Ctot = m · Cov,1 + CA.
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speed of VA is very slow (refer to Eq. (4.22)). In contrast, for a conventional voltage-
programmed pixel circuit, Eq. (4.27) indicates that τ is relatively small because (1) CA is
relatively small (since it is a capacitance inside pixel, instead of the capacitance of a whole
signal bus line) and (2) appropriate values can be selected respectively for V initA and Vdata
to reduce τ . Therefore, although ln (2/ε) in Eq. (4.24) is smaller than (1/ε) in Eq. (4.27),2
the difference of τ dominates the difference of settling-down time, so conventional voltage-
programmed pixel circuits are typically faster than current-programmed pixel circuits.
Proposed Voltage-Programmed Pixel Circuit with ∆VT -Compensation
The simplified equivalent circuit of the proposed pixel circuit in programming phase is
presented in Figure 4.13(a). Programming voltage source Vprog drives m pixels in the same
column. T1, V
H
1 , Cov,1, rp, CA, and VA are the same to the ones presented in Figure 4.11(a).
Since the total resistance of bus line is much smaller than the channel resistance of T1, it
is neglected to simplify analysis. The simplified circuit is shown in Figure 4.13(b).
In programming phase, if the initial value of VA is lower than the Vdata provided by
Vprog, a transient current flows from Vprog to node A, so VA increases toward Vdata. Since
VA is the source voltage of T1, an increasing VA results in a decreased overdrive voltage
of T1, i.e.,
(
V H1 − VA − VT,1
)
. This results in an increased channel resistance of T1, and
thus an increased time constant of VA. In contrast, if the initial value of VA is higher
than Vdata, a transient turret flows from node A to Vprog, and VA decreases toward Vdata.
Since the source voltage of T1 is fixed by Vprog at Vdata, the overdrive voltage of T1 is fixed
at
(
V H1 − Vdata − VT
)
, so the time constant of VA does not significantly vary.
3 Therefore,
charging node A is slower than discharging node A.
The worse case of the settling-down speed of VA is when Vdata is set at its highest level
while the initial VA is at its lowest level. The worse-case settling-down time is analyzed as
follows. Based on Figure 4.13(b), the following differential equation is established:
i1 = CA
dVA
dt
= K
(
V H1 − VA − VT
)
(Vdata − VA) , (4.30)
where K = µnCi
W1
L1
. Assuming VA = VT at the beginning of programming phase, solving
Eq. (4.30) yields
Vdata − VA
Vdata − VT =
V H1 − VT − Vdata
(V H1 − 2VT ) exp
(
t
τ
)− (Vdata − VT ) , (4.31)
2Assuming ε = 10%, ln (2/ε) ≈ 3, while (2/ε) = 10.
3Assuming T1 is always in linear region.
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Figure 4.13: (a) Equivalent circuit to analyze the settling-down time of VA in the proposed
pixel circuit, (b) simplified circuit.
where τ is time constant
τ =
CA
K [ V H1 − (Vdata + VT ) ]
. (4.32)
Assuming VA is considered as settled down when
Vdata − VA
Vdata − VT 6 ε, (4.33)
where ε is a pre-defined error tolerance, Eq. (4.31) yields the settling-down time of VA:
tsettle = τ ln
[
Vdata − VT +
(
V H1 − VT − Vdata
)
/ε
V H1 − 2VT
]
≈ τ ln (FV /ε) , (4.34)
where FV =
(
V H1 − VT − Vdata
)
/
(
V H1 − 2VT
)
. The approximation in Eq. (4.34) is valid if(
V H1 − VT − Vdata
)
/ε (Vdata − VT ), which is a typical case.
The settling-down time of VA in the proposed pixel circuit and that in the conventional
voltage-programmed pixel circuit are investigated by comparing Eq. (4.34) to Eq. (4.29).
Assuming the CA in Eq. (4.32) is equal to the 2CA in Eq. (4.27), K has the same value in
both equations, and V H1 in Eq. (4.32) and V
init
A in Eq. (4.27) are equal to VDD, these two
pixel circuits have the same τ . Besides, Vdata > VT , so FV 6 1, and thus ln (FV /ε) < 1/ε.
Therefore, the tsettle of the proposed pixel circuit is shorter than that of conventional
voltage-programmed pixel circuit.
Besides theoretical analysis, transient simulation was also used to investigate the pro-
gramming speed of the proposed pixel circuit. Simulation results of VG,0(t) in programming
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phase are shown in Figure 4.14. The waveform of VG,0(t) depends on its initial value in
programming phase, which is the value of VG,0(t) after it settling down in the last driving
phase (denoted as V driv,lastG,0 ). For ∆VT,0 = 0 V, since V
driv
G,0 ranges from 6 V to 18 V (see
Figure 4.17(a)), the waveforms of VG,0(t) were simulated for V
driv,last
G,0 = 6 V and 18 V,
respectively. Figure 4.14 shows that VG,0(t) settles down within 99% of Vdata in 90 µs. For
another corner ∆VT,0 = 5 V, simulation results (not shown) verify the same conclusion.
As explained in Section 4.4.3, the minimum channel length Lminmask was selected as 25
µm. Assuming TFT sizes are scaled down by 5 times so that Lminmask becomes 5 µm, which
is typically used in industry, the capacitance on node A is reduced by 25 times, while
TFT driving strengths are kept the same. Therefore, neglecting the influence of contact
resistance, the worse-case programming time can be reduced from 90 µs to 3.6 µs. If taking
into account contact resistance, since it increases when contact area is reduced, the actual
reduction of programming time should be less than 25 times.
In section 4.7, the programming speed of the proposed pixel circuit is further compared
to those of some examples of conventional pixel circuits from literatures.
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4.4.8 OLED Aging
In previous sections, OLED aging is neglected. OLED actually ages over stress time. Its
aging can be characterized as the increase of OLED voltage (∆VOLED) for a given OLED
current density [74]. The impact of ∆VOLED on I
driv
OLED was investigated by using circuit
simulation. As an example, assuming ∆VOLED = ∆VT,0/10, Figure 4.15 shows that for
∆VT,0 = 5 V, ∆I
driv
OLED/I
driv
OLED at Vdata = 25 V is only 7.7%.
4.5 Justify Approximations and Assumptions
In previous sections, some approximations and assumptions are used in the analysis and
design of the proposed pixel circuit. They are justified and discussed in this section.
4.5.1 OLED Aging and Voltage Shift
Assuming a drive TFT (T0) and an OLED have typical sizes and the same stress condition
in terms of current and temperature, referring to their aging models and data respectively
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in [74] and [75], one can see that ∆VOLED is much smaller than ∆VT,0. Based on this
observation, several approximations are made as follows.
Since OLED I-V characteristic is steep, the ∆V progOLED caused by ∆VT,0 is negligible:
dV progOLED/dVT,0 ≈ 0. (4.35)
This is illustrated in Figure 4.16. V progOLED (I
prog
OLED) and V
prog
OLED
′ (IprogOLED
′) are the OLED
voltages (currents) in programming phase for ∆VT,0 = 0 V and 5 V, respectively. Besides,
∆V progOLED = (V
prog
OLED
′−V progOLED). For ∆VT,0 = 5 V, Figure 4.16 shows that |∆V progOLED| = 0.292
V, which is only 5.84% of ∆VT,0, so Eq. (4.35) is reasonable.
In driving phase, assuming ∆VT,0 is fully compensated and OLED aging is negligible,
IdrivOLED does not change with ∆VT,0, so V
driv
OLED does not change with VT,0:
dV drivOLED/dVT,0 ≈ 0. (4.36)
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4.5.2 ∆VT,1 and ∆VT,3
Two observations about ∆VT of TFTs are useful for circuit analysis. First, for a practical
display with N rows of pixels, the total stress time spent in programming phases is only
1/N of that spent in driving phases. Second, for a typical refresh rate (e.g., 60 Hz), the
effect of negative pulse gate stress voltage on ∆VT is much less significant than that of
positive pulse gate stress voltage [38]. These two observations imply that only the ∆VT of
the TFTs stressed by positive gate voltages in driving phase are considerable. Therefore,
∆VT,1 and ∆VT,3 can be considered as negligible when compared to ∆VT,0 and ∆VT,2:
dVT,1/dVT,0 ≈ 0, (4.37)
dVT,3/dVT,0 ≈ 0. (4.38)
4.5.3 V drivGS,0 and V
driv
GS,2
Since the gates of T0 and T2 are connected, their gate voltages are the same. Their source
voltages in driving phase can be made approximately the same. V L2 is a fixed value provided
by a row driver. V drivOLED is not fixed because it depends on Vdata. However, since OLED has a
steep I-V characteristic, the variation range of V drivOLED is much narrower than that of V
driv
G,0 .
If V L2 is selected close to V
driv
OLED, since V
driv
GS,0 =
(
V drivG,0 − V drivOLED
)
and V drivGS,2 =
(
V drivG,0 − V L2
)
,
V drivGS,0 ≈ V drivGS,2. (4.39)
As indicated in Figure 4.17(a), V L2 is selected as 2 V so that it is lower than but still
close V drivOLED. This guarantees ∆VT,2 > ∆VT,0 to enable ∆VT,0-compensation (refer to Eq.
(4.17)). Figure 4.17(b) shows that
(
V drivGS,2/V
driv
GS,0
) ∈ (1, 1.1), so Eq. (4.39) is justified.
4.5.4 ∆VT,0 and ∆VT,2
∆VT,0 and ∆VT,2 depend on the voltage stress history of T0 and T2. The parts of ∆VT,0
and ∆VT,2 caused by the voltage stress in programming phase are negligible because pro-
gramming phase is much shorter than driving phase. In driving phase, T0 is stressed in
saturation region, but T2 is stressed in linear region. Since V
driv
GS,0 ≈ V drivGS,2 (see Eq. (4.39)),
dVT,0/dVT,2 ≈ 2/3, (4.40)
as discussed in [56]. Substituting Eq. (4.39) and Eq. (4.40) into Eq. (4.11) yields
dV drivGS,2/dVT,2 ≈ 2/3. (4.41)
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4.5.5 Estimating ∆V TolT,0 for a Given I
driv,Tol
OLED
As defined in section 4.4.4, for a given Idriv,TolOLED , ∆V
Tol
T,0 is the boundary of ∆VT,0 between
being fully-compensated and under-compensated. If ∆VT,0 = ∆V
Tol
T,0 , T2 in driving phase
is at the boundary between ON and OFF, so V drivGS,2 = VT,2 =
(
V initT + 3/2∆V
Tol
T,0
)
(refer to
Eq. (4.40)). Substituting this formula and Eq. (4.39) into Eq. (4.10) yields
Idriv,TolOLED = αsat µnCi
W
L
(
∆V TolT,0 /2
)γ+2
V γAA
. (4.42)
Then, normalizing Eq. (4.42) against Eq. (4.10) yields Eq. (4.16).
4.6 Measurement Results
4.6.1 Circuit Samples and Measurement Setup
The samples of the proposed pixel circuit were fabricated on glass substrate by using an in-
house BCE a-Si:H technology in Giga-to-Nanoelectronics (G2N) Centre in the University
of Waterloo. The minimum channel length in circuit samples was selected as 25 µm to
guarantee yield. The values of the design variables used in the circuit samples are listed
in Table 4.2. Figure 4.18 is the optical microphotograph of a fabricated sample of the
proposed pixel circuit on glass substrate.
The schematic of the setup of aging test is presented in Figure 4.19(a). A photograph
of instruments and a Cascader Summitr 12000 probe station is shown in Figure 4.19(b).
Layouts were so designed that the samples can be tested by using either regular probe
needles or an advanced probe card, as illustrated in Figure 4.20(a) and 4.20(b), respectively.
The samples of the proposed pixel circuit were driven by the driving scheme presented
in Figure 4.3(b). As shown in Figure 4.19(a), to generate the pulse voltage signals required
by the driving scheme, Fluker 294 Arbitrary Waveform Generator was used as the function
generator, whose pulse voltage was shifted up from (0 ∼ 10) V to (0 ∼ 20) V by off-the-
shelf voltage level shifters. Two groups of diodes, capacitors, and potentiometers were
used to set the delays of the edges of V2 and V3 with respect to that of V1 at the end of
programming phase. An off-the-shelf Op-Amp was used as a current-to-voltage converter
to convert IOLED to Vout, which was monitored by using a LeCroy
r WaveRunnerr 6100A
oscilloscope. BNC and tri-axial cables were used for shielding and guarding. An off-the-
shelf Op-Amp was used as a voltage follower to drive the guarding layer of tri-axial cable.
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Table 4.2: Design Variables of Proposed Pixel Circuit used in Tape-Out
Design Variable Value Design Variable Value
W0/L0 (µm) 100/25 VDD (V) 20
W1/L1 (µm) 50/25 V1,2,3 (V) 0 ∼ 20
W2/L2 (µm) 75/(50, 75, 100) I
driv
OLED (µA) 0 ∼ 1.4
W3/L3 (µm) 50/75 Lov (µm) 5
The ∆VT,0-compensation of the proposed pixel circuit was verified by aging tests.
VDD = 20 V and Vdata = 15 V were used. The low and high levels of V1, V2, and V3
were zero and 20 V, respectively. Since the primary purpose of aging test was to verify
∆VT,0-compensation, OLED mimic (i.e., diode-connected TFT) was excluded by setting
VSS as open-circuit. I
driv
DS,0 was measured from pad VS,0, which was set at virtual ground.
4.6.2 ∆VT,0-Compensation
At the beginning of aging test, the measured IdrivDS,0 of the sample of the proposed pixel
circuit with L2 = 100 µm was I
driv
DS,0 = 1.05 µA. For comparison, an aging test was carried
out on another sample whose ∆VT,0-compensation was disabled by fixing V2 and V3 at 20
V, so that this sample is equivalent to a conventional 2-TFT voltage-programmed pixel
circuit (see Figure 4.1). To make it also have IdrivDS,0 = 1.05 µA at the beginning of aging
test, its Vdata was adjusted to 15.5 V. The measurement results shown in Figure 4.21(a)
verify that the overall variation of the IdrivDS,0 of the proposed pixel circuit in a 240-hour
aging test is less than 9%. In contrast, the overall variation of IdrivDS,0 of conventional 2-TFT
pixel circuit, which does not provide ∆VT,0-compensation, is larger than 35% in 130 hours.
Therefore, the stability of the proposed pixel circuit under voltage stress is much better
than that of conventional 2-TFT pixel circuit.
Note that Figure 4.21(a) also indicates that, although ∆VT,0 is compensated, I
driv
DS,0
still has residual instability. It could be caused by some second-order effects, including
non-zero ∆VT,1 and ∆VT,3, and/or variations of Fdis during aging test. To remove the over-
compensation at the early stage of aging test, the size of T2 can be decreased to reduce
compensation strength. As shown in Figure 4.21(b), the aging test result of another sample
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Figure 4.18: Sample of the proposed pixel circuit fabricated on glass substrate [68].
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Figure 4.20: Test the samples of the proposed pixel circuit by using (a) probe needles and
(b) a probe card installed on a Cascader Summitr 12000 probe station.
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of the proposed pixel circuit with L2 = 75 µm indicates that the over-compensation at the
early stage of aging test was removed by reducing the size of T2.
Figure 4.22(a) shows the measured transfer characteristics of T0 in the sample of the
proposed pixel circuit before and after the 240-hour aging test. The extracted ∆VT,0 ≈ 2 V
is close to the result extracted from C-V measurements (see Figure 4.23). Figure 4.22(a)
indicates that ∆VT,0 would have caused significant reduction of I
driv
DS,0 if ∆VT,0-compensation
had not been used during the 240-hour aging test. In contrast, Figure 4.22(b) shows that,
since ∆VT,0-compensation was used in the 240-hour aging test, except for the lowest I
driv
DS,0
levels, the variations of IdrivDS,0 caused by ∆VT,0 were not significant. The under-compensation
of ∆VT,0 at the lowest I
driv
DS,0 levels (zero to 0.15 µA) is discussed in section 4.4.4.
4.6.3 TFT VT -Shifts
The assumptions about the ∆VT of TFTs (refer to section 4.5.2 and 4.5.4) used in circuit
analysis are verified by the C-V measurements on the TFTs in the sample of the proposed
pixel circuit used in the 240-hour aging test. As shown in Figure 4.23, after the 240-hour
aging test, ∆VT,0 ≈ 2.15 V and ∆VT,0 ≈ 3.15 V, so their ratio is close to the assumed 2/3
(see Eq. (4.40)). Besides, ∆VT,1 and ∆VT,3 are much smaller than ∆VT,0 and ∆VT,2, so it
is fine to neglect ∆VT,1 and ∆VT,3 in first-order analysis (see Eq. (4.37) and (4.38)).
4.6.4 Settling-Down Time in Programming Phase
As shown in Figure 4.24, the programming speeds of the proposed pixel circuit were mea-
sured before and after the 240-hour aging test for Vprog switching from 5 V to 15 V (Vprog:
L → H) and from 15 V to 5 V (Vprog: H → L). In this test, a FPGA card was used to
generate control signals (V1,2,3) and input signal (Vprog). In the worse case of settling-down
time, IDS,0 in programming phase settled down within 95% of its final value in 250 µs. If
the minimum channel length of the TFTs used in the proposed pixel circuit is reduced to
5 µm (which is typically used in industry), programming speed should be even faster.
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Figure 4.21: Aging test results. (a) Normalized IdrivDS,0 vs. stress time. Temperature = 40
◦C, programming time = 40 µs, IdrivDS,0 (tstress = 0) = 1.05 µA [68]. (b) Normalized I
prog
DS,0 and
IdrivDS,0 vs. stress time measured from a sample of the proposed pixel circuit with L2 = 75
µm. Temperature = 23 ◦C, programming time = 800 µs, IdrivDS,0 (tstress = 0) = 0.66 µA.
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Figure 4.22: Measurement results from a sample of the proposed pixel circuit with L2 = 100
µm [68]. (a) The transfer characteristics of T0 (measurement temperature = 23
◦C), (b)
IdrivDS,0 vs. Vdata of the proposed pixel circuit (measurement temperature = 40
◦C).
121
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
 Before 240-hour Stress
 After 240-hour Stress
 C
a
p
a
c
it
a
n
c
e
 (
p
F
)
0 2 4 6 8 10 12 14 16 18 20
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
 Before 240-hour Stress
 After 240-hour Stress
 
C
a
p
a
c
it
a
n
c
e
 (
p
F
)
Gate Voltage (V)
, ,3G DSC
, ,1G DSC
,3 0.5VTV 
,1 0.25VTV 
,2 3.15VTV 
,0 2.15VTV 
, ,0G DSC
, ,2G DSC
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4.7 Comparison to Conventional Pixel Circuits
4.7.1 ∆VT -Compensation
The ∆VT -compensation capability of the proposed pixel circuit is compared to those of
conventional voltage-programmed pixel circuits which use VT -generation techniques. In
the first example, when the IdrivOLED of a conventional 2-TFT pixel circuit drops by 35%, the
one of the pixel circuit proposed in [76] increases by 8%, which is close to the maximum
relative error (9%) of the IdrivOLED of the proposed pixel circuit. In the second example, when
∆VT = 2 V, the I
driv
OLED of the pixel circuit proposed in [77] drops by about 5%, which is
smaller than the maximum relative error (9%) of IdrivOLED of the proposed pixel circuit. In
the third example, when the IdrivOLED of a conventional 2-TFT pixel circuit drops by 35%, the
one of the pixel circuit proposed in [78] drops by 12.5%, which is larger than the maximum
relative error (9%) of IdrivOLED of the proposed pixel circuit. In the fourth example, when
the IdrivOLED of a conventional 2-TFT pixel circuit drops by 30%, the one of the pixel circuit
proposed in [79] drops by 9%, which is the same to the maximum relative error (9%) of
IdrivOLED of the proposed pixel circuit.
The ∆VT -compensation capability of the proposed pixel circuit is also compared to those
of current-programmed pixel circuits. In the first example [80], when the ∆VT of drive TFT
is 2 V, the relative error of IdrivOLED varies from 1.5% to 40% when I
driv
OLED is reduced from its
maximum level to minimum level. In the proposed pixel circuit, the relative error of IdrivOLED,
which can be extracted from Figure 4.22(b), also increases when IdrivOLED is reduced, and is
larger than that of the current-programmed pixel circuit in [80]. The difference of ∆VT -
compensation capability is attributed to the fact that current-programmed pixel circuit
can compensate not only ∆VT but also other variations (e.g., mobility, temperature, etc).
In the second example [81], the relative error of IdrivOLED after a 240-hour aging test is about
5.5%, while the maximum relative error of the proposed pixel circuit is 9%. Therefore,
the ∆VT -compensation capability of the current-programmed pixel circuit in [81] is better
than that of the pixel circuit proposed in this thesis.
In short, the ∆VT -compensation capability of the pixel circuit proposed in this thesis
is similar to those of conventional voltage-programmed pixel circuits using VT -generation
techniques, but not as good as those of current-programmed pixel circuits. The aforemen-
tioned comparisons are summarized in Table 4.3. Symbol “+” is used to indicate a better
∆VT -compensation capability.
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4.7.2 Programming Speed
The durations of programming phase of the proposed and conventional pixel circuits are
summarized in Table 4.3. Since the compared pixel circuits were not implemented by
using the same sizing, their settling-down speeds in programming phase are not directly
comparable. To make reasonable comparisons, a common base is needed. Therefore,
assuming conventional pixel circuits (except for their OLEDs) are so scaled that the sizes
of their drive TFTs become equal to the one of the proposed pixel circuit (i.e., 100 µm /
25 µm), the settling-down speeds of conventional pixel circuits in programming phase are
estimated in the footnotes below Table 4.3. The comparisons between the settling-down
speed of the proposed pixel circuit and the ones converted from conventional pixel circuits
indicate that the programming speed of the proposed pixel circuit is faster than or at least
similar to the ones of conventional pixel circuits.
4.7.3 Simplicity and Power Consumption
The proposed pixel circuit also has advantages in terms of simplicity and power consump-
tion, as summarized and compared in Table 4.3.
• In programming phase, the proposed pixel circuit does not need to use any sub-
phase, whereas some conventional pixel circuits have to use multiple sub-phases for
pre-charging, VT -generating, and data inputting, requiring longer total programming
time and more complicated external drivers.
• In the proposed pixel circuit, VDD and VSS are constant, Vdata is constant in pro-
gramming phase, and switch pulse voltages (i.e., V1, V2, and V3) are simple, so the
proposed pixel circuit puts a minimal extra complexity on the design of external
driver. In contrast, in some conventional pixel circuits, complicated pulse patterns
and/or multiple voltage levels are used, complicating external driver design. Besides,
in some conventional pixel circuits, VDD or VSS is a pulse voltage, so some transistors
must be used in external driver between an external power supply and the bus line
of VDD or VSS, resulting in a higher static power consumption.
• In programming phase, some conventional pixel circuits [76, 78] have to charge and
discharge OLED capacitance, which is typically large (5 pF for a typical OLED size
(200× 100) µm2 [72]). In the proposed pixel circuit, the total capacitance on the gate
of drive TFT in programming phase is only 2.23 pF, so dynamic power consumption
is lower, and settling-down speed is faster.
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• The proposed pixel circuit uses only one TFT in OLED current path, while some
conventional circuits [77, 79, 80] use multiple TFTs in the path. Given the same
gate voltage of drive TFT, the more TFTs used in OLED current path, the higher
VDD is needed to achieve the same I
drive
OLED. Therefore, conventional pixel circuits using
multiple TFTs in series in OLED current path have higher static power consumption.
4.8 Summary
In this chapter, a voltage-programmed pixel circuit using a novel ∆VT -compensation mech-
anism is proposed. The proposed pixel circuit was developed to have fast programming
speed and simple driving scheme, as well as ∆VT -compensation capability. The novel ∆VT -
compensation mechanism and other design considerations are presented and discussed. The
effectiveness of the proposed pixel circuit in ∆VT -compensation and its programming speed
are demonstrated by simulation and measurement results.
The proposed pixel circuit is also compared to conventional current-programmed and
voltage-programmed pixel circuits. It is faster than or at least comparable to conventional
pixel circuits because of its simplicity in circuit structure and operation. Besides, it uses
a simple driving scheme and a constant power supply voltage, reducing the complexity of
external driver. Also, it has lower power consumption. Although the ∆VT -compensation
capability of the proposed pixel circuit is not as good as those of current-programmed
pixel circuits, it is similar to those of conventional voltage-programmed circuits. Therefore,
the proposed pixel circuit is suitable for the applications which require fast programming
speed, low power consumption, simple driving scheme as well as a certain level of ∆VT -
compensation capability.
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Chapter 5
Conclusions and Future Work
5.1 Conclusions
The development of AMOLED displays requires: (1) accurate compact device models of
a-Si:H TFT for device characterization and circuit simulation; (2) a method to simulate
the aging of a-Si:H TFT by using circuit simulator so that the impact of the aging of a-Si:H
TFT on the stability of circuit performance can be investigated by using circuit simulation;
and (3) novel pixel circuits to compensate the impact of the aging of a-Si:H TFT on the
stability of pixel circuit performance. These challenges are addressed in this thesis.
The first contribution presented in this thesis is for the compact device model and
parameter extraction of a-Si:H TFT. Several improvements and innovations for better ac-
curacy and convergence were made to the compact device model of a-Si:H TFT. New
parameter extraction methods with improved accuracy and consistency were also devel-
oped. The improved static and dynamic models and new parameter extraction methods
of a-Si:H TFT are verified by measurement results.
The second contribution presented in this thesis is a method for circuit-level aging
simulation of a-Si:H TFT. This simulation method uses differential equations to describe
the ∆VT of a-Si:H TFT so that ∆VT can be simulated by using circuit simulator. The effect
of the limited response speed of a-Si:H TFT on ∆VT is taken into account. The developed
∆VT model was implemented and inserted into a device model file of a-Si:H TFT. The
proposed simulation method and ∆VT model are verified by measurement results.
The third contribution presented in this thesis is a novel voltage-programmed pixel
circuit developed for AMOLED displays. It uses a novel mechanism to compensate the
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∆VT of a-Si:H TFT over stress time. The ∆VT of drive TFT caused by voltage stress is
compensated by an incremental gate-to-source voltage generated by utilizing the change
of the charge transferred from drive TFT to a TFT-based MIS capacitor. A second MIS
capacitor is used to inject positive charge to the gate of drive TFT to improve OLED drive
current. The effectiveness of the proposed pixel circuit in ∆VT -compensation is demon-
strated by simulation and measurement results. The proposed pixel circuit is compared to
several conventional pixel circuits. It has advantages in terms of fast programming speed,
low power consumption, simple driving scheme, etc.
5.2 Future Work
For the compact device modeling of a-Si:H TFT, it is important to further investigate
the static and dynamic model of contact region. This is especially important for short-
channel TFTs, in which the behavior of contact region has a more significant impact on
TFT performance. Besides, for short-channel TFTs, self-heating effect and channel length
modulation should be further investigated. In addition, a more accurate dynamic model
should be developed. Moreover, mechanical stress should be taken into account in TFT
compact model, so that its impact on circuit performance can be investigated by using
circuit simulation. Last but not the least, the accuracy of TFT model should be further
verified by measurement results obtained from TFT-based circuits.
For circuit-level ∆VT simulation, the presented method and model should be further
verified by more aging tests with more different stress conditions on TFT-based circuits
as well as discrete TFT samples. The method and model should also be further improved
in terms of convergence and computational cost, especially for long-term ∆VT simulation.
Besides, the impacts of more stress variables (e.g., temperature and mechanical stress) on
∆VT should be included in circuit-level ∆VT simulation.
To compensate ∆VT , new pixel circuits using the proposed ∆VT -compensation mech-
anism can be developed to further improve the accuracy of ∆VT -compensation, accel-
erate programming speed, improve aperture ratio, and add the capability of ∆VOLED-
compensation. Besides, more investigations on the performance and stability of the pro-
posed pixel circuit can be carried out in following aspects: (1) when using short-channel
TFTs; (2) when using TFTs with materials other than a-Si:H; (3) when implemented on
flexible substrate; and (4) when operated under different environmental temperatures.
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APPENDICES
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Appendix A
Layouts of Proposed Pixel Circuit
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Figure A.1: Layouts of the proposed pixel circuit.
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